[PATCH] Minor performance improvement for AMD64 assembly routines
Ulrich Drepper
drepper@redhat.com
Mon Dec 6 22:42:00 GMT 2004
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
Nicholas Miell wrote:
> AMD's recommended solution is to either reorder instructions so that
> this situation does not occur, or use the REP prefix on the RET
> instruction.
And what is the impact on Intel processors?
- --
â§ Ulrich Drepper â§ Red Hat, Inc. â§ 444 Castro St â§ Mountain View, CA â
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.2.6 (GNU/Linux)
iD8DBQFBtOAy2ijCOnn/RHQRAr6fAKC0pMgPTaPptGQuIw36cQHkYZQTVgCggV/q
QYTg6MoA4kArfVGQY6oY8I8=
=RCxo
-----END PGP SIGNATURE-----
More information about the Libc-alpha
mailing list