[PATCH] x86: Add CpuGMISM2 and CpuGMICCS

[Mayshao-oc]

> >> On 14.01.2025 07:46, Mayshao-oc wrote:
> >>>          There are separate CPUID feature bits for SM2 and CCS instructions.
> >>> CCS includes SM3 and SM4 instructions. This patch adds CpuGMISM2 and
> >>> CpuGMICCS to replace CpuGMI on corresponding instructions.
> >>
> >> Mechanically the patch okay, yet I wonder about the names chosen: Are "GMISM2"
> >> and "GMICCS" how your doc is going to talk about these features?
> > I got the answer from my colleague. CCS is the acronym of chinese cipher system.
> > We develop SM3, SM4 at first and name the cpu feature bit as CCS, then develop the SM2, and name it as SM2.
> > If its ok, I appreciate you could commit on my behalf.
> 
> I'll be happy to do so, but you first need to re-base the patch (at
> which point you will also want to add the expansion of the CCS
> acronym in the description).
Thanks for your comment. I misunderstand re-base. Now I send a new one.
> 
> Jan
BR
MayShao
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0001-x86-Add-CpuGMISM2-and-CpuGMICCS_v3.patch
Type: application/octet-stream
Size: 4654 bytes
Desc: 0001-x86-Add-CpuGMISM2-and-CpuGMICCS_v3.patch
URL: <https://sourceware.org/pipermail/binutils/attachments/20250117/84e12f2a/attachment.obj>