[patch] MIPS: mips16e jalrc/jrc opcodes
David Ung
davidu@mips.com
Tue Jul 19 12:40:00 GMT 2005
This adds the mips16e alrc/jrc opcodes to the opcodes table.
These instructions don't have a delay slot.
ok?
David.
2005-07-19 David Ung <davidu@mips.com>
* mips16-opc.c (mips16_opcodes): Add the MIPS16e jalrc/jrc
instructions to the table.
Index: opcodes/mips16-opc.c
===================================================================
RCS file: /cvs/src/src/opcodes/mips16-opc.c,v
retrieving revision 1.8
diff -c -p -b -r1.8 mips16-opc.c
*** opcodes/mips16-opc.c 16 Jun 2005 17:01:12 -0000 1.8
--- opcodes/mips16-opc.c 19 Jul 2005 12:38:51 -0000
*************** const struct mips_opcode mips16_opcodes[
*** 222,227 ****
--- 222,231 ----
{"sw", "R,V(S)", 0x6200, 0xff00, RD_31|RD_SP, 0, 0 },
{"xor", "x,y", 0xe80e, 0xf81f, WR_x|RD_x|RD_y, 0, 0 },
/* MIPS16e additions */
+ {"jalrc", "x", 0xe8c0, 0xf8ff, WR_31|RD_x|TRAP, 0, 0 },
+ {"jalrc", "R,x", 0xe8c0, 0xf8ff, WR_31|RD_x|TRAP, 0, 0 },
+ {"jrc", "x", 0xe880, 0xf8ff, RD_x|TRAP, 0, 0 },
+ {"jrc", "R", 0xe8a0, 0xffff, RD_31|TRAP, 0, 0 },
{"seb", "x", 0xe891, 0xf8ff, WR_x|RD_x, 0, 0 },
{"seh", "x", 0xe8b1, 0xf8ff, WR_x|RD_x, 0, 0 },
{"sew", "x", 0xe8d1, 0xf8ff, WR_x|RD_x, 0, I3 },
More information about the Binutils
mailing list