This is the mail archive of the libc-alpha@sourceware.org mailing list for the glibc project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: TSX lock elision for glibc v2

From: Andi Kleen <andi at firstfloor dot org>
To: Torvald Riegel <triegel at redhat dot com>
Cc: Andi Kleen <andi at firstfloor dot org>, libc-alpha at sourceware dot org
Date: Fri, 11 Jan 2013 23:29:00 +0100
Subject: Re: TSX lock elision for glibc v2
References: <1357849182-21257-1-git-send-email-andi@firstfloor.org> <1357925555.3375.24950.camel@triegel.csb> <20130111174120.GK30577@one.firstfloor.org> <1357939708.3375.25889.camel@triegel.csb>

> What about the internal locks used in the condvar and rwlock
> implementations?  We might perhaps be able to build better concurrent

x86 rwlocks don't use locks, and I already elide then.
Please see patch 6/10

Condition variables may be done at some point. But it will also
only help specific cases -- as soon as the condition
variable blocks it has to abort of course. Code contributions 
welcome.

-Andi

-- 
ak@linux.intel.com -- Speaking for myself only.

Follow-Ups:
- Re: TSX lock elision for glibc v2
  - From: Torvald Riegel

References:
- TSX lock elision for glibc v2
  - From: Andi Kleen
- Re: TSX lock elision for glibc v2
  - From: Torvald Riegel
- Re: TSX lock elision for glibc v2
  - From: Andi Kleen
- Re: TSX lock elision for glibc v2
  - From: Torvald Riegel

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]