This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
Re: [PATCH][2/2] RISC-V: Rearrange frsr, frcsr, fssr and fscsr instructions since frsr and fssr are obsolete
- From: Jim Wilson <jimw at sifive dot com>
- To: Mel Chen <mel dot chen at sifive dot com>
- Cc: Binutils <binutils at sourceware dot org>, Kito Cheng <kito dot cheng at gmail dot com>, Kito Cheng <kito dot cheng at sifive dot com>
- Date: Tue, 30 Jul 2019 14:48:36 -0700
- Subject: Re: [PATCH][2/2] RISC-V: Rearrange frsr, frcsr, fssr and fscsr instructions since frsr and fssr are obsolete
- References: <CAH6HdcMQFx0dg16exboeVGjP4d=Jv_OXjsuuxRQhe67qMvPjgw@mail.gmail.com>
On Tue, Jul 30, 2019 at 5:05 AM Mel Chen <mel.chen@sifive.com> wrote:
> opcodes/
> * riscv-opc.c (riscv_opcodes): Adjust order of frsr, frcsr,
> fssr, fscsr.
> gas/
> * testsuite/gas/riscv/alias-csr.d: Run testcase alias-csr.s.
> * testsuite/gas/riscv/priv-reg.d: Update.
This also looks right, and also committed and pushed.
Jim