[PATCH v5 09/18] riscv: Add RVV strcat for multiarch and non-multiarch
Peter Bergner
bergner@tenstorrent.com
Mon Apr 20 15:37:50 GMT 2026
On 2/3/26 9:05 AM, Yao Zihong wrote:
> sysdeps/riscv/multiarch/strcat-generic.c | 26 +++++++
> sysdeps/riscv/multiarch/strcat-vector.S | 24 ++++++
> sysdeps/riscv/rvv/strcat.S | 75 +++++++++++++++++++
> .../unix/sysv/linux/riscv/multiarch/Makefile | 3 +
> .../linux/riscv/multiarch/ifunc-impl-list.c | 5 ++
> .../unix/sysv/linux/riscv/multiarch/strcat.c | 56 ++++++++++++++
> 6 files changed, 189 insertions(+)
> create mode 100644 sysdeps/riscv/multiarch/strcat-generic.c
> create mode 100644 sysdeps/riscv/multiarch/strcat-vector.S
> create mode 100644 sysdeps/riscv/rvv/strcat.S
> create mode 100644 sysdeps/unix/sysv/linux/riscv/multiarch/strcat.c
LGTM. Pushed.
Reviewed-by: Peter Bergner <bergner@tenstorrent.com>
Peter
More information about the Libc-alpha
mailing list