[PATCH v2] x86: Detect Intel Nova Lake Processor
Pandey, Sunil K
sunil.k.pandey@intel.com
Wed Oct 8 03:55:42 GMT 2025
I would like to backport this patch to release branches.
Any comments or objections?
--Sunil
-----Original Message-----
From: H.J. Lu <hjl.tools@gmail.com>
Sent: Tuesday, October 7, 2025 8:02 PM
To: Pandey, Sunil K <sunil.k.pandey@intel.com>
Cc: libc-alpha@sourceware.org
Subject: Re: [PATCH v2] x86: Detect Intel Nova Lake Processor
On Wed, Oct 8, 2025 at 8:34 AM Sunil K Pandey <sunil.k.pandey@intel.com> wrote:
>
> Detect Intel Nova Lake Processor and tune it similar to Intel Panther
> Lake. https://cdrdv2.intel.com/v1/dl/getContent/671368 Section 1.2.
> ---
> sysdeps/x86/cpu-features.c | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/sysdeps/x86/cpu-features.c b/sysdeps/x86/cpu-features.c
> index 4bdade883e..b67ef541dd 100644
> --- a/sysdeps/x86/cpu-features.c
> +++ b/sysdeps/x86/cpu-features.c
> @@ -544,6 +544,7 @@ enum intel_microarch
> INTEL_BIGCORE_GRANITERAPIDS,
> INTEL_BIGCORE_DIAMONDRAPIDS,
> INTEL_BIGCORE_WILDCATLAKE,
> + INTEL_BIGCORE_NOVALAKE,
>
> /* Mixed (bigcore + atom SOC). */
> INTEL_MIXED_LAKEFIELD,
> @@ -821,6 +822,17 @@ disable_tsx:
> break;
> }
> }
> + else if (family == 18)
> + switch (model)
> + {
> + case 0x01:
> + case 0x03:
> + microarch = INTEL_BIGCORE_NOVALAKE;
> + break;
> +
> + default:
> + break;
> + }
> else if (family == 19)
> switch (model)
> {
> @@ -938,6 +950,7 @@ disable_tsx:
> case INTEL_BIGCORE_ARROWLAKE:
> case INTEL_BIGCORE_PANTHERLAKE:
> case INTEL_BIGCORE_WILDCATLAKE:
> + case INTEL_BIGCORE_NOVALAKE:
> case INTEL_BIGCORE_SAPPHIRERAPIDS:
> case INTEL_BIGCORE_EMERALDRAPIDS:
> case INTEL_BIGCORE_GRANITERAPIDS:
> --
> 2.51.0
>
LGTM.
Reviewed-by: H.J. Lu <hjl.tools@gmail.com>
Thanks.
--
H.J.
More information about the Libc-alpha
mailing list