[PATCH] AArch64: Add asymmetric faulting mode for tag violations in mem.tagging tunable

Tejas Belagod Tejas.Belagod@arm.com
Mon Jun 27 18:00:50 GMT 2022


Hi,

The new asymmetric mode is available when HWCAP2_MTE3 is set (support is
available), bit2 is set in the tunable (user request per application),
and the system is configured such that the asymmetric mode is preferred over
sync or async (per-cpu system-wide setting).

OK for master?

Thanks,
Tejas.
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: tcf.txt
URL: <https://sourceware.org/pipermail/libc-alpha/attachments/20220627/b6324ee2/attachment.txt>


More information about the Libc-alpha mailing list