[PATCH v3 06/28] arm64/sve: System register and exception syndrome definitions

Catalin Marinas catalin.marinas@arm.com
Wed Oct 11 14:20:00 GMT 2017


On Tue, Oct 10, 2017 at 07:38:23PM +0100, Dave P Martin wrote:
> The SVE architecture adds some system registers, ID register fields
> and a dedicated ESR exception class.
> 
> This patch adds the appropriate definitions that will be needed by
> the kernel.
> 
> Signed-off-by: Dave Martin <Dave.Martin@arm.com>
> Reviewed-by: Alex Bennée <alex.bennee@linaro.org>

Reviewed-by: Catalin Marinas <catalin.marinas@arm.com>



More information about the Libc-alpha mailing list