[Bug ports/11291] potential deadlock in sem_*wait and sem_post for MIPS architectures
mischa dot jonker at viragelogic dot com
sourceware-bugzilla@sourceware.org
Wed Feb 17 17:56:00 GMT 2010
------- Additional Comments From mischa dot jonker at viragelogic dot com 2010-02-17 17:56 -------
Indeed, the + is missing. This could cause statements after the macro to read a
value from before the macro (as the compiler doesn't expect the macro to change it
without the +, and therefore might use some old value stored in a register).
But this is all within the same thread/instance: it doesn't fix the problem. What
if a different thread changes isem->value?? The only way to tell the compiler
(that I know of I must say;-)) is by means of the 'volatile' keyword.
--
http://sourceware.org/bugzilla/show_bug.cgi?id=11291
------- You are receiving this mail because: -------
You are on the CC list for the bug, or are watching someone who is.
More information about the Glibc-bugs
mailing list