[PATCH] aarch64 sim fcsel bug fix

[Jim Wilson]

The fcsel instruction is storing source register numbers in the
destination register, instead of source register contents.  There are
missing calls to fetch the contents of the source registers.

While looking at this, I ran into the problem that when an FP register
changes from plus zero to minus zero, or vice versa, I don't get any
output with --trace-register.  The GCC C testcase I was looking at
happened to be testing support for signed zeros, and the source
register number happened to be zero, so I needed this to work right to
see what was going wrong.  I added signbit calls to catch this case.

The testcase fails without the patch, and works with the patch.  The
GCC C testsuite unexpected failures drop from 2473 to 2416.

Jim
-------------- next part --------------
A non-text attachment was scrubbed...
Name: aarch64-sim-fcsel.patch
Type: text/x-patch
Size: 3003 bytes
Desc: not available
URL: <http://sourceware.org/pipermail/gdb-patches/attachments/20161227/2e1f77dd/attachment.bin>