[Bug 1001815] Freescale DSPI avoid Rx DMA if transfer fits in FIFO.

[bugzilla-daemon@bugs.ecos.sourceware.org]

Please do not reply to this email, use the link below.

http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001815

--- Comment #3 from Ilija Kocho <ilijak@siva.com.mk> ---
Checked in. Thank to Mike Jones for testing.
Ilija

-- 
You are receiving this mail because:
You are on the CC list for the bug.