Make question

[Emmanuel STAPF]

In my makefile, I have the following statement:

.c.obj:
	$(CC) $(CFLAGS) -c $<

and I'm using my makefile to generate a `file.obj' from a `file.c' which
will be using to create a `library.lib' file.

However, make fails with the following output:
make: *** No rule to make target `file.obj', needed by `library.lib'.  Stop.

Is there something special to do to allow my implicit rule.

Thanks in advance,
Regards,
Manu


--
Want to unsubscribe from this list?
Send a message to cygwin-unsubscribe@sourceware.cygnus.com