2nd Stage of xGCC -- failure
Philip Blundell
philb@gnu.org
Thu Apr 12 02:25:00 GMT 2001
>#define __llrint_code \
> long long int __llrintres; \
> __asm__ __volatile__ \
> ("fistpll %0" \
> : "=m" (__llrintres) : "t" (__x) : "st"); \
> return __llrintres
>__MATH_INLINE long long int
This is totally not ARM code. You need to find out where the macro is coming
from and stop that from happening.
p.
------
Want more information? See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com
More information about the crossgcc
mailing list