[PATCH v2] PowerPC: Support for Load/Store VSX Vector Paired Byte*32 Indexed (RFC02678)
Surya Kumari Jangala
jskumari@linux.ibm.com
Fri Oct 24 15:56:57 GMT 2025
Hi Abhay,
On 24/10/25 8:31 pm, Abhay Kandpal wrote:
> diff --git a/opcodes/ppc-opc.c b/opcodes/ppc-opc.c
> index 028295abc2f..08d6a38d22f 100644
> --- a/opcodes/ppc-opc.c
> +++ b/opcodes/ppc-opc.c
> @@ -8935,6 +8935,8 @@ const struct powerpc_opcode powerpc_opcodes[] = {
>
> {"lxvb16x", X(31,876), XX1_MASK, PPCVSX3, 0, {XT6, RA0, RB}},
>
> +{"lxvpb32x", X(31,877), X_MASK, FUTURE, 0, {XTP, RA0, RB}},
s/FUTURE/PPCVSXF
> +
> {"tabortdci.", XRC(31,878,1), X_MASK, PPCHTM, 0, {TO, RA, HTM_SI}},
>
> {"rmieg", X(31,882), XRTRA_MASK, POWER9, 0, {RB}},
> @@ -9073,6 +9075,8 @@ const struct powerpc_opcode powerpc_opcodes[] = {
>
> {"stxvb16x", X(31,1004), XX1_MASK, PPCVSX3, 0, {XS6, RA0, RB}},
>
> +{"stxvpb32x", X(31,1005), X_MASK, FUTURE, 0, {XSP, RA0, RB}},
Ditto
I did mention the above changes in my previous mail.
Ok to upstream with the above changes.
-Surya> +
> {"trechkpt.", XRC(31,1006,1), XRTRARB_MASK,PPCHTM, 0, {0}},
>
> {"tlbli", X(31,1010), XRTRA_MASK, PPC, TITAN, {RB}},
More information about the Binutils
mailing list