[PATCH 0/1] RISC-V: Move supervisor instructions after all unprivileged ones
Tsukasa OI
research_trasio@irq.a4lg.com
Sat Oct 1 05:39:25 GMT 2022
Hello,
GitHub tracker:
<https://github.com/a4lg/binutils-gdb/wiki/riscv_opcode_tidying_csr_1>
This is a small tidying patchset.
This location of supervisor instructions is out of place (because many other
privileged instructions are located at the tail but after the supervisor
instructions, we have many unprivileged instructions including bit
manipulation / crypto / vector instructions).
Not only that, this is harmful to implement pseudoinstructions in the latest
'P'-extension proposal (CLROV and RDOV).
This patchset moves supervisor instructions after all unprivileged
instructions and adjusts some indents.
Thanks,
Tsukasa
Tsukasa OI (1):
RISC-V: Move supervisor instructions after all unprivileged ones
opcodes/riscv-opc.c | 64 ++++++++++++++++++++++-----------------------
1 file changed, 32 insertions(+), 32 deletions(-)
base-commit: 53a265a1f14d17a6f7b106082f610994c5d546e0
--
2.34.1
More information about the Binutils
mailing list