arm: Add unwind support for mixed register lists

Alan Modra amodra@gmail.com
Mon May 23 00:27:47 GMT 2022

Previous message (by thread): [PATCH v2 11/11] RISC-V: Add disassembler tests for Zqinx regs
Next message (by thread): [RFC PATCH 0/3] RISC-V: Check shift amount against XLEN (disassembler)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Seen with target armeb-linuxeabi
+FAIL: Unwind information for Armv8.1-M.Mainline PACBTI extension

-- 
Alan Modra
Australia Development Lab, IBM

Previous message (by thread): [PATCH v2 11/11] RISC-V: Add disassembler tests for Zqinx regs
Next message (by thread): [RFC PATCH 0/3] RISC-V: Check shift amount against XLEN (disassembler)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Binutils mailing list