[PATCH 0/1] RISC-V: Remove RV128-only fmv instructions

[Tsukasa OI]

Hello,

While I'm reviewing my Zfinx-related fixes (PATCH v2), I found something
different.  There are two RV128-only instructions enabled on RV64!

1.  fmv.x.q
2.  fmv.q.x

Those instructions will be RV128-only instructions that transfer 128-bit
floating point values between a GPR and a FPR.  As RV64 only has 64-bit
general purpose registers, they should not be valid (64-bit transfer
instructions, fmv.x.d and fmv.d.x are, on the other hand, valid).

This patchset is simple.  It just removes those instructions and makes
sure that they are invalid on RV64.




Tsukasa OI (1):
  RISC-V: Remove RV128-only fmv instructions

 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.d | 3 +++
 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.l | 3 +++
 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.s | 2 ++
 include/opcode/riscv-opc.h                  | 6 ------
 opcodes/riscv-opc.c                         | 2 --
 5 files changed, 8 insertions(+), 8 deletions(-)
 create mode 100644 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.d
 create mode 100644 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.l
 create mode 100644 gas/testsuite/gas/riscv/fmv.x.q-rv64-fail.s


base-commit: ef5d515048ba13a06815c8fccc420e6e8098da03
-- 
2.34.1