[PATCH] RISC-V: Support the INSN_CLASS.*F.* classes for .insn directive

Nelson Chu nelson.chu@sifive.com
Tue Nov 12 07:10:00 GMT 2019


Dear binutils,

For the riscv assembler, if we use any floating point register (FPR),
then the f-extension should be set.  Currently we already have the
similar check in the riscv_opcodes table, but the riscv_insn_types
table, which is used to parse the ".insn" directive, have not yet.  It
would be good if the riscv_insn_types table has the same behavior as
the riscv_opcodes table.

Thanks
Best Regards
Nelson
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0001-RISC-V-Support-the-INSN_CLASS.-F.-classes-for-.insn-.patch
Type: application/octet-stream
Size: 12737 bytes
Desc: not available
URL: <https://sourceware.org/pipermail/binutils/attachments/20191112/451f3ef8/attachment.obj>


More information about the Binutils mailing list