[PATCH, BINUTILS, AARCH64, 5/8] Add Tag getting instruction in Memory Tagging Extension

Sudakshina Das sudi.das@arm.com
Tue Oct 9 17:25:00 GMT 2018


This patch is part of the patch series to add support for ARMv8.5-A
Memory Tagging Extensions.
Memory Tagging Extension (MTE) is an optional extension to
ARMv8.5-A and is enabled using the +memtag command line option.

This patch add support to the Tag Getting instruction from
- LDG <Xt>, [<Xn|SP>, #<simm>]

<Xt> : Is the 64-bit destination GPR.
<Xn|SP> : Is the 64-bit first source GPR or Stack pointer.
<simm> : Is the optional signed immediate offset, a multiple of 16
in the range of -4096 and 4080, defaulting to 0.

Testing done: Builds and reg tests all pass on aarch64-none-linux-gnu.
Added tests.

Is this ok for trunk?


*** opcodes/ChangeLog ***

2018-xx-xx  Sudakshina Das  <sudi.das@arm.com>

	* aarch64-tbl.h (QL_LDG): New.
	(aarch64_opcode_table): Add ldg.
	* aarch64-asm-2.c: Regenarated.
	* aarch64-dis-2.c: Regenerated.
	* aarch64-opc-2.c: Regenerated.

*** gas/ChangeLog ***

2018-xx-xx  Sudakshina Das  <sudi.das@arm.com>

	* testsuite/gas/aarch64/armv8_5-a-mte.s: Add tests for ldg.
	* testsuite/gas/aarch64/armv8_5-a-mte.d: Likewise.

-------------- next part --------------
A non-text attachment was scrubbed...
Name: patch5.tar.gz
Type: application/gzip
Size: 40358 bytes
Desc: not available
URL: <https://sourceware.org/pipermail/binutils/attachments/20181009/1c73709f/attachment.gz>

More information about the Binutils mailing list