[AArch64][PATCH 7/14] Support FP16 Scalar Indexed Element instructions.

[Matthew Wahab]

ARMv8.2 adds 16-bit floating point operations as an optional extension
to the floating point and Adv.SIMD support. This patch adds FP16
instructions to the group Scalar Indexed Element, making them available
when +simd+fp16 is enabled.

The instructions added are: FMLA, FMLS, FMUL and FMULX.

The general form for these instructions is
   <OP> <Hd>, <Hs>, <V>.h[<idx>]

Tested the series for aarch64-none-linux-gnu with cross-compiled
check-binutils and check-gas.

Ok for trunk?
Matthew

gas/testsuite/
2015-12-10  Matthew Wahab  <matthew.wahab@arm.com>

	* gas/aarch64/advsimd-fp16.d: Update expected output.
	* gas/aarch64/advsimd-fp16.s: Add tests for scalar indexed element
	instructions.

opcodes/
2015-12-10  Matthew Wahab  <matthew.wahab@arm.com>

	* aarch64-asm-2.c: Regenerate.
	* aarch64-dis-2.c: Regenerate.
	* aarch64-opc-2.c: Regenerate.
	* aarch64-tbl.h (aarch64_opcode_table): Add fp16 versions of fmla,
	fmls, fmul and fmulx to the scalar indexed element group.

-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0007-AArch64-Add-FP16-Scalar-indexed-element-instructions.patch
Type: text/x-patch
Size: 3806 bytes
Desc: not available
URL: <https://sourceware.org/pipermail/binutils/attachments/20151211/254b1a72/attachment.bin>