[binutils-gdb] PPC: permit %dm0 as insn operand
Jan Beulich
jbeulich@sourceware.org
Mon Jan 19 09:45:32 GMT 2026
https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=f0b5c1c5430f4ade7bfe8db15dfb148624410aa5
commit f0b5c1c5430f4ade7bfe8db15dfb148624410aa5
Author: Jan Beulich <jbeulich@suse.com>
Date: Mon Jan 19 10:42:25 2026 +0100
PPC: permit %dm0 as insn operand
When the DM registers were added, sorting of the table was broken. With
the present arrangement, this leads to (only) %dm0 not being found by the
binary search that both use sites of the table entertain.
Diff:
---
gas/config/tc-ppc.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/gas/config/tc-ppc.c b/gas/config/tc-ppc.c
index 7e30ae7471a..7c34948c463 100644
--- a/gas/config/tc-ppc.c
+++ b/gas/config/tc-ppc.c
@@ -338,7 +338,6 @@ static const struct pd_reg pre_defined_registers[] =
{ "ctr", 9, PPC_OPERAND_SPR },
{ "dar", 19, PPC_OPERAND_SPR },
{ "dec", 22, PPC_OPERAND_SPR },
- { "dsisr", 18, PPC_OPERAND_SPR },
/* Dense Math Registers. */
{ "dm0", 0, PPC_OPERAND_DMR },
@@ -350,6 +349,8 @@ static const struct pd_reg pre_defined_registers[] =
{ "dm6", 6, PPC_OPERAND_DMR },
{ "dm7", 7, PPC_OPERAND_DMR },
+ { "dsisr", 18, PPC_OPERAND_SPR },
+
/* Floating point registers */
{ "f.0", 0, PPC_OPERAND_FPR },
{ "f.1", 1, PPC_OPERAND_FPR },
More information about the Binutils-cvs
mailing list