This is the mail archive of the systemtap@sourceware.org mailing list for the systemtap project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
>>-----Original Message----- >>From: linux-ia64-owner@vger.kernel.org >>[mailto:linux-ia64-owner@vger.kernel.org] On Behalf Of Keith Owens >>Sent: 2005年12月1日 10:37 >>To: Zhang, Yanmin >>Cc: linux-ia64@vger.kernel.org; Keshavamurthy, Anil S; >>systemtap@sources.redhat.com >>Subject: Re: [PATCH] save parameter registers and restore them for jprobe >>handling >> >>On Thu, 1 Dec 2005 10:28:09 +0800, >>"Zhang, Yanmin" <yanmin.zhang@intel.com> wrote: >>>Content-Transfer-Encoding: base64 >> >>Why base64 encoding for the patch? >> >>+/*Invalidate stacked registers outside the current frame*/ >>+#define invalidate_stacked_regs() { \ >>+ unsigned long rsc_save = 0; \ >>+ asm volatile("mov %0=ar.rsc;;\n\t" \ >>+ "mov ar.rsc=0;;\n\t" \ >>+ "{\n\tloadrs;;\n\t\n\t\n\t}\n\t" \ >>+ "mov ar.rsc=%1\n\t" \ >>+ :"=r" (rsc_save):"r" (rsc_save):"memory"); \ >>+ } >>+ >> >>We try to avoid inline asm in the .c files, it makes it harder to >>compile the kernel with Intel compilers. How about the new patch? I add a new function in arch/ia64/kernel/entry.S.
Attachment:
jprobe_protect_out_reg_ia64_v3.patch
Description: jprobe_protect_out_reg_ia64_v3.patch
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |