This is the mail archive of the newlib@sourceware.org mailing list for the newlib project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [ARM] Initializing TTBR0 to inner/outer WB


On Mar 24 14:32, Jiong Wang wrote:
> Adopted suggestion given by Richard offline to avoid using jump.
> 
> OK fo trunk?
> 
> Thanks.
> 
> 2016-03-25  Jiong Wang<jiong.wang@arm.com>
> 
> libgloss/
>   * arm/cpu-init/rdimon-aem.S: Set TTBR0 to inner/outer
>   cacheable WB, and no allocate on WB for arch with multiprocessor
>   extension.

Applied.


Thanks,
Corinna

-- 
Corinna Vinschen
Cygwin Maintainer
Red Hat

Attachment: signature.asc
Description: PGP signature


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]