This is the mail archive of the libc-alpha@sourceware.org mailing list for the glibc project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
On 16/11/18 10:34 PM, Wilco Dijkstra wrote:
I ran it on Cortex-A72, and there isn't a performance difference on the memset bench beyond measurement errors. On any out-of-order core address increments are executed in parallel with loads/stores, ie. they have no measurable latency and so their exact placement is irrelevant.
Thanks for the confirmation. Looks OK to me. Siddhesh
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |