This is the mail archive of the
libc-alpha@sourceware.org
mailing list for the glibc project.
Re: [PATCH 1/3] PowerPC: Add the low level infrastructure for pthreads
- From: Will Schmidt <will_schmidt at vnet dot ibm dot com>
- To: Adhemerval Zanella <azanella at linux dot vnet dot ibm dot com>
- Cc: libc-alpha at sourceware dot org, Segher Boessenkool <segher at kernel dot crashing dot org>
- Date: Wed, 10 Dec 2014 14:21:18 -0600
- Subject: Re: [PATCH 1/3] PowerPC: Add the low level infrastructure for pthreads
- Authentication-results: sourceware.org; auth=none
- References: <545CFD9F dot 5040004 at linux dot vnet dot ibm dot com> <545D080D dot 3090006 at linux dot vnet dot ibm dot com> <545D1DDE dot 2060908 at linux dot vnet dot ibm dot com> <20141108030534 dot GA24941 at gate dot crashing dot org> <54612C12 dot 5040102 at linux dot vnet dot ibm dot com>
- Reply-to: will_schmidt at vnet dot ibm dot com
On Mon, 2014-11-10 at 19:20 -0200, Adhemerval Zanella wrote:
> diff --git a/sysdeps/unix/sysv/linux/powerpc/htm.h b/sysdeps/unix/sysv/linux/powerpc/htm.h
> new file mode 100644
> index 0000000..b0a5ab0
> --- /dev/null
> +++ b/sysdeps/unix/sysv/linux/powerpc/htm.h
> @@ -0,0 +1,142 @@
> +/* Shared HTM header. Emulate transactional execution facility intrinsics for
> + compilers and assemblers that do not support the intrinsics and instructions
> + yet.
<snip>
> +
> +/* Definitions used for TEXASR Failure code (bits 0:6), they need to be even
> + because tabort. always sets the first bit. */
I came back here after looking through [3/3]. Can you clarify 'they
need to be even', with respect to the values used below?
> +#define _ABORT_LOCK_BUSY 0x3f /* Lock already used. */
> +#define _ABORT_NESTED_TRYLOCK 0x3e /* Write operation in trylock. */
> +#define _ABORT_SYSCALL 0x3d /* Syscall issued. */
> +
> +#endif
Thanks,
-Will