This is the mail archive of the
glibc-cvs@sourceware.org
mailing list for the glibc project.
GNU C Library master sources branch master updated. glibc-2.28.9000-560-g5605466
- From: tuliom at sourceware dot org
- To: glibc-cvs at sourceware dot org
- Date: 15 Jan 2019 18:28:46 -0000
- Subject: GNU C Library master sources branch master updated. glibc-2.28.9000-560-g5605466
This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "GNU C Library master sources".
The branch, master has been updated
via 56054664ccf837fa325692c0359baa62c64491a1 (commit)
from 1a153e47fcc9401d8ea424ad86569a57ed0f8c52 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
http://sourceware.org/git/gitweb.cgi?p=glibc.git;a=commitdiff;h=56054664ccf837fa325692c0359baa62c64491a1
commit 56054664ccf837fa325692c0359baa62c64491a1
Author: Rogerio Alves <rcardoso@linux.ibm.com>
Date: Mon Jan 14 07:53:50 2019 -0600
powerpc: fix tst-ucontext-ppc64-vscr test for POWER 5/6.
An error "impossible register constraint in 'asm'" was raised on POWER
5 and due to __vector __int128_t being used as operands without passing the
option -msvx to gcc.
This patch replaces "__vector __int128_t" with "__vector unsigned int"
which requires only -maltivec, available since POWER ISA 2.03, and which
is already passed to the compiler.
* sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c:
(do_test): Changed __vector __int128_t to __vector unsigned int.
Reviewed-by: Tulio Magno Quites Machado Filho <tuliom@linux.ibm.com>
diff --git a/ChangeLog b/ChangeLog
index 3a94b71..36ce7b3 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,8 @@
+2019-01-15 Rogerio A. Cardoso <rcardoso@linux.ibm.com>
+
+ * sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c:
+ (do_test): Changed __vector __int128_t to __vector unsigned int.
+
2019-01-14 Leonardo Sandoval <leonardo.sandoval.gonzalez@intel.com>
* sysdeps/x86_64/multiarch/Makefile (sysdep_routines): Add
diff --git a/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c b/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c
index 2dcf5bb..dbe06c8 100644
--- a/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c
+++ b/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c
@@ -44,8 +44,8 @@ do_test (void)
uint32_t* vscr_ptr = vscr;
uint32_t vscr_word;
ucontext_t ucp;
- __vector __int128_t v0 = {0};
- __vector __int128_t v1 = {0};
+ __vector unsigned int v0 = {0};
+ __vector unsigned int v1 = {0};
/* Set SAT bit in VSCR register. */
asm volatile (".machine push;\n"
-----------------------------------------------------------------------
Summary of changes:
ChangeLog | 5 +++++
.../powerpc/powerpc64/tst-ucontext-ppc64-vscr.c | 4 ++--
2 files changed, 7 insertions(+), 2 deletions(-)
hooks/post-receive
--
GNU C Library master sources