This is the mail archive of the
glibc-cvs@sourceware.org
mailing list for the glibc project.
ports ./ChangeLog.arm sysdeps/unix/sysv/linux/ ...
- From: drow at sourceware dot org
- To: glibc-cvs at sourceware dot org
- Date: 2 Jun 2008 01:57:03 -0000
- Subject: ports ./ChangeLog.arm sysdeps/unix/sysv/linux/ ...
CVSROOT: /cvs/glibc
Module name: ports
Changes by: drow@sourceware.org 2008-06-02 01:57:03
Modified files:
. : ChangeLog.arm
sysdeps/unix/sysv/linux/arm/eabi: configure configure.in
sysdeps/unix/sysv/linux/arm/nptl: lowlevellock.h
sysdeps/unix/sysv/linux/arm/nptl/bits: atomic.h
Added files:
sysdeps/arm/nptl: pthread_spin_lock.c pthread_spin_trylock.c
Removed files:
sysdeps/arm/nptl: pthread_spin_lock.S pthread_spin_trylock.S
Log message:
2008-06-01 Paul Brook <paul@codesourcery.com>
Zack Weinberg <zack@codesourcery.com>
Daniel Jacobowitz <dan@codesourcery.com>
* sysdeps/arm/nptl/pthread_spin_lock.S,
sysdeps/arm/nptl/pthread_spin_trylock.S: Delete.
* sysdeps/arm/nptl/pthread_spin_lock.c,
sysdeps/arm/nptl/pthread_spin_trylock.c: New files using
atomic_compare_and_exchange_val_acq to take spinlocks.
* sysdeps/unix/sysv/linux/arm/nptl/bits/atomic.h (lll_trylock,
lll_cond_trylock): Use atomic_compare_and_exchange_val_acq.
(__lll_trylock, __lll_cond_trylock): Delete.
* sysdeps/unix/sysv/linux/arm/nptl/bits/atomic.h
(atomic_exchange_acq): Delete.
(atomic_full_barrier): Define.
(__arch_compare_and_exchange_val_32_acq): Use named operands.
* sysdeps/unix/sysv/linux/arm/eabi/configure.in: Update
arch_minimum_kernel to 2.6.16.
* sysdeps/unix/sysv/linux/arm/eabi/configure: Regenerated.
Patches:
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/ChangeLog.arm.diff?cvsroot=glibc&r1=1.76&r2=1.77
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/arm/nptl/pthread_spin_lock.c.diff?cvsroot=glibc&r1=NONE&r2=1.1
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/arm/nptl/pthread_spin_trylock.c.diff?cvsroot=glibc&r1=NONE&r2=1.1
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/arm/nptl/pthread_spin_lock.S.diff?cvsroot=glibc&r1=1.1&r2=NONE
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/arm/nptl/pthread_spin_trylock.S.diff?cvsroot=glibc&r1=1.1&r2=NONE
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/unix/sysv/linux/arm/eabi/configure.diff?cvsroot=glibc&r1=1.2&r2=1.3
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/unix/sysv/linux/arm/eabi/configure.in.diff?cvsroot=glibc&r1=1.2&r2=1.3
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/unix/sysv/linux/arm/nptl/lowlevellock.h.diff?cvsroot=glibc&r1=1.6&r2=1.7
http://sourceware.org/cgi-bin/cvsweb.cgi/ports/sysdeps/unix/sysv/linux/arm/nptl/bits/atomic.h.diff?cvsroot=glibc&r1=1.1&r2=1.2