This is the mail archive of the crossgcc@sourceware.org mailing list for the crossgcc project.
See the CrossGCC FAQ for lots more information.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
----Original Message---- >From: Kai Ruottu >Sent: 22 September 2005 09:09 > David Karlton wrote: >> (Now I just need to figure out why the cross-compiler pads everything I >> compile with 60k of dead air.) > > The references Dave Korn showed, should tell this being the goal > in Linux/MIPS, it behaving like Unix SVR4/MIPS and being compliant, > compatible, conformant or something told with a fine word, with its > SVR4 ABI. Please see : > > http://www.caldera.com/developers/devspecs > > and download that "MIPSR RISC Processor Supplement 3rd Edition" PDF > document. I think it should tell those alignments to 64 k boundaries. Yeh, but the section alignment should take care of it at loadtime, surely there's no need to actually pad the object. Hmm. http://sourceware.org/bugzilla/show_bug.cgi?id=702 Been reported before. Can't find any trace of discussion on the binutils list, though. cheers, DaveK -- Can't think of a witty .sigline today.... ------ Want more information? See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/ Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |