This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

Re: 2nd Stage of xGCC -- failure


>#define __llrint_code \
>  long long int __llrintres;                  \
>  __asm__ __volatile__                    \
>    ("fistpll %0"                   \
>     : "=m" (__llrintres) : "t" (__x) : "st");              \
>  return __llrintres
>__MATH_INLINE long long int

This is totally not ARM code.  You need to find out where the macro is coming 
from and stop that from happening.

p.



------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]