This is the mail archive of the crossgcc@cygnus.com mailing list for the crossgcc project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
>BUT, I have discovered with some cpu settings (for example -m68020 >-mnobitfield to cc1 in the CC1_SPEC) the compiler will generate tst >instructions on Address registers, this IS LEGAL, BUT the assembler >incorrectly rejects them if the cpu is < 68020. >TST.W or TST.L instructions on Address registers are actually supported on >all 68series CPUS. No, they aren't. The 68000 does not support them. If you don't believe me, check the Motorola documentation, or check an actual 68000. It's a compiler bug. Ian