This is the mail archive of the binutils-cvs@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[binutils-gdb] RISC-V: Fix gas configure support for riscv*-*-*.


https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=d19969ffbfda0576fab881e0b00c2fefae3aa8df

commit d19969ffbfda0576fab881e0b00c2fefae3aa8df
Author: Jim Wilson <jimw@sifive.com>
Date:   Fri Jul 27 14:35:29 2018 -0700

    RISC-V: Fix gas configure support for riscv*-*-*.
    
    	gas/
    	* configure.tgt (riscv*): Accept as alias for riscv32*.

Diff:
---
 gas/ChangeLog     | 4 ++++
 gas/configure.tgt | 2 +-
 2 files changed, 5 insertions(+), 1 deletion(-)

diff --git a/gas/ChangeLog b/gas/ChangeLog
index 0cc4e55..c941f99 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,7 @@
+2018-07-27  Jim Wilson  <jimw@sifive.com>
+
+	* configure.tgt (riscv*): Accept as alias for riscv32*.
+
 2018-07-26  H.J. Lu  <hongjiu.lu@intel.com>
 
 	PR gas/23453
diff --git a/gas/configure.tgt b/gas/configure.tgt
index 3d0415c..6df7dea 100644
--- a/gas/configure.tgt
+++ b/gas/configure.tgt
@@ -89,8 +89,8 @@ case ${cpu} in
   pj*)			cpu_type=pj endian=big ;;
   powerpc*le*)		cpu_type=ppc endian=little ;;
   powerpc*)		cpu_type=ppc endian=big ;;
-  riscv32*)		cpu_type=riscv endian=little arch=riscv32 ;;
   riscv64*)		cpu_type=riscv endian=little arch=riscv64 ;;
+  riscv32* | riscv*)	cpu_type=riscv endian=little arch=riscv32 ;;
   rs6000*)		cpu_type=ppc ;;
   rl78*)		cpu_type=rl78 ;;
   rx)			cpu_type=rx ;;


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]