This is the mail archive of the newlib@sourceware.org mailing list for the newlib project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

[patch] libgloss port to PowerPC in Xilinx FPGAs

From: gcc at michaelgeng dot de (Michael Geng)
To: newlib at sources dot redhat dot com
Date: Fri, 24 Aug 2007 16:37:51 +0200
Subject: [patch] libgloss port to PowerPC in Xilinx FPGAs

Hi,

attached is a patch which adds support for the PowerPC 405 hard core in
Xilinx Virtex2-Pro and Virtex4 FPGAs. It is not targeted to a specific
board. The only assumption on hardware is that the FPGA design implements
the Xilinx UARTLITE IP core.

You can download the full patch from http://www.michaelgeng.de/newlib/xilinx-powerpc.patch.
Attached is a the same patch with the changes on the configure and 
aclocal.m4 files removed. 

Any comments welcome!

Michael

Attachment: xilinx-powerpc-short.patch
Description: Text document

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]