This is the mail archive of the libc-alpha@sourceware.org mailing list for the glibc project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH] BZ #18185: Wrong processor count for L2 cache sharing on Silvermont and Knights Landing


On Tue, Mar 31, 2015 at 09:26:48AM -0700, H.J. Lu wrote:
> Hi,
> 
> Silvermont and Knights Landing have a modular system design with two cores
> sharing an L2 cache.  If more than 2 cores are detected to shared L2 cache,
> it should be adjusted for Silvermont and Knights Landing.
> 
> I am planning to check it in shortly.
> 
ok for me.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]