This is the mail archive of the libc-alpha@sourceware.org mailing list for the glibc project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
Andi Kleen wrote:
That is not how user space TLS works. It usually has a base a register.
Can you please give me a real life (simplified) example?
This means it cannot be cache colored (because you would need a static offset) and you couldn't share task_structs on a page.
I do not see the problem. Can you explain please? E.g. the scheduler pulls a task instead of the current one. The CPU will see "current->thread_info.cpu"-s of all the tasks at the same offset anyway.
Thanks, Chase
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |