This is the mail archive of the
gdb-patches@sources.redhat.com
mailing list for the GDB project.
Re: RFA: add fsrra and fsca instructions to SH simulator (resend)
- From: Joern Rennecke <joern dot rennecke at superh dot com>
- To: ac131313 at redhat dot com (Andrew Cagney)
- Cc: joern dot rennecke at superh dot com (Joern Rennecke), gdb-patches at sources dot redhat dot com
- Date: Fri, 31 Oct 2003 15:40:05 +0000 (GMT)
- Subject: Re: RFA: add fsrra and fsca instructions to SH simulator (resend)
> > 2003-10-24 J"orn Rennecke <joern.rennecke@superh.com>
> >
> > * interp.c (fsca_s, fsrra_s): New functions.
> > * gencode.c (tab): Add entries for fsca and fsrra.
> > (expand_opcode): Allow variable length n / m fields.
>
> Is it possible for this code to use the far more portable sim-fpu?
The entire SH3E / SH4 simulator in sim/sh already uses native floating point,
so making just these two instructions use sim-fpu would be pointless.
Converting the entire simulator would of course be possible, but I don't
see any pressing need to do this now. We have far more urgent issues
with SH5 support in gcc and gdb that we should address first.