This is the mail archive of the crossgcc@sourceware.org mailing list for the crossgcc project.
See the CrossGCC FAQ for lots more information.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
>> I'd like to disable sim as it isn't useful when building for a GLIBC >> target and it's one more thing to support. ?ARM don't want to >> distribute a binary simulator due to IP reasons which I must admit >> I've never understood :) >> >> How about a GDB_CROSS_EXTRA_CONFIG_ARRAY instead? ?Disabling the >> simulator is rare enough that it shouldn't be an option on it's own. > > disabling it for glibc and uclibc toolchains is fine however it should > be left enabled for bare metal toolchains > I will work out a patch to add GDB_CROSS_EXTRA_CONFIG_ARRAY. Thanks! -Zhenqiang -- For unsubscribe information see http://sourceware.org/lists.html#faq
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |