This is the mail archive of the mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Disable SPE instructions for MPC85xx (e500)


I have generate a crosscompiler to target a PowerQuicc3 (MPC85xx with a core
e500) with these flags :

export TARGET=powerpc-eabispe
export TARGET_CFLAGS="-O -msoft-float -mno-string -Wa,-me500"
export NEWLIB_DIR=newlib-1.12.0
export NEWLIB_URL=
export NEWLIB_EXTRA_CONFIG="--without-fp"

export GCC_LANGUAGES="c,c++"

export BINUTILS_DIR=binutils-2.14

export GCC_DIR=gcc-3.3.2

Motorola advise against using SPE instructions for MPC85xx (see extract
My compiler produce instruction in entry C function like "vmhraddshs
v31,v1,v4,v12" that require SPE functionnalities !

How can i disable it ?
With CFLAGS modification of makefile that generate crosscompiler or with
CFLAGS modification of makefile of my project ?
I have try -mno-altivec or -mabi=no-spe option without successful ;-(


Seb D.

Extract of MPC8560TS/D(Rev. 1.0, 8/2003) :
The e500 definition includes additional signal processing engine (SPE)
computational instructions that use the 64-bit GPRs. These are not
supported on the MPC8540 or the MPC8560 and should not be used.

Want more information?  See the CrossGCC FAQ,
Want to unsubscribe? Send a note to

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]