This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Subject: [PATCH] Remove 3dnow and 3dnowa from bdver1


Hi,

This patch removes 3dnow and 3dnowa from bdver1 as Bulldozer no longer
supports these instruction sets.

Tested on x86-64 with "make -k check RUNTESTFLAGS=i386.exp".

Okay to commit?
--
Quentin

---
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index ad85706..9e7509d 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,8 @@
+2011-04-15  Quentin Neill  <quentin.neill@amd.com>
+
+       * i386-gen.c (cpu_flag_init): Remove 3dnow and 3dnowa bits
+       from bdver1 flags.
+
 2011-04-13  Nick Clifton  <nickc@redhat.com>

        * v850-dis.c (disassemble): Always print a closing square brace if
diff --git a/opcodes/i386-gen.c b/opcodes/i386-gen.c
index e791c61..d4adcf8 100644
--- a/opcodes/i386-gen.c
+++ b/opcodes/i386-gen.c
@@ -89,7 +89,7 @@ static initializer cpu_flag_init[] =
   { "CPU_AMDFAM10_FLAGS",
     "Cpu186|Cpu286|Cpu386|Cpu486|Cpu586|Cpu686|CpuSYSCALL|CpuRdtscp|Cpu387|Cpu687|CpuFISTTP|CpuNop|CpuMMX|Cpu3dnow|Cpu3dnowA|CpuSSE|CpuSSE2|CpuSSE3|CpuSSE4a|CpuABM|CpuLM"
},
   { "CPU_BDVER1_FLAGS",
-    "Cpu186|Cpu286|Cpu386|Cpu486|Cpu586|Cpu686|CpuSYSCALL|CpuRdtscp|Cpu387|Cpu687|CpuFISTTP|CpuNop|CpuMMX|Cpu3dnow|Cpu3dnowA|CpuSSE|CpuSSE2|CpuSSE3|CpuSSE4a|CpuABM|CpuLM|CpuFMA4|CpuXOP|CpuLWP"
},
+    "Cpu186|Cpu286|Cpu386|Cpu486|Cpu586|Cpu686|CpuSYSCALL|CpuRdtscp|Cpu387|Cpu687|CpuFISTTP|CpuNop|CpuMMX|CpuSSE|CpuSSE2|CpuSSE3|CpuSSE4a|CpuABM|CpuLM|CpuFMA4|CpuXOP|CpuLWP"
},
   { "CPU_8087_FLAGS",
     "Cpu8087" },
   { "CPU_287_FLAGS",


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]