This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
Hello, Here is the sim patch for MIPS32 DSP ASE. The patch includes the simulator support and new tests for DSP instructions. I test with two configurations. No new regressions. 1. Test Run By fu on Mon Aug 8 14:11:50 2005 Target is mipsisa32-unknown-elf Host is i686-pc-linux-gnu === sim tests === Schedule of variations: mips-sim === sim Summary === # of expected passes 22 /home/sweng_scratrch1/gcc-mainline/buildorg/sim/mips/run 0.5 2. Test Run By fu on Mon Aug 8 14:15:26 2005 Target is mipsisa64-unknown-elf Host is i686-pc-linux-gnu === sim tests === Schedule of variations: mips-sim === sim Summary === # of expected passes 45 # of unexpected failures 1 /home/sweng_scratrch1/gcc-mainline/build64/sim/mips/run 0.5 Could any maintainers review the patch? Thanks a lot! Regards, Chao-ying sim/mips/ChangeLog 2005-08-08 Chao-ying Fu <fu@mips.com> * Makefile.in (SIM_OBJS): Add dsp.o. (dsp.o): New dependency. (IGEN_INCLUDE): Add dsp.igen. * configure.ac (mipsisa32r2*-*-*, mipsisa32*-*-*, mipsisa64r2*-*-*, mipsisa64*-*-*): Add dsp to sim_igen_machine. * configure: Regenerate. * mips.igen: Add dsp model and include dsp.igen. (MFHI, MFLO, MTHI, MTLO): Remove *mips32, *mips32r2, *mips64, *mips64r2, because these instructions are extended in DSP ASE. * sim-main.h (LAST_EMBED_REGNUM): Change from 89 to 96 because of adding 6 DSP accumulator registers and 1 DSP control register. (AC0LOIDX, AC0HIIDX, AC1LOIDX, AC1HIIDX, AC2LOIDX, AC2HIIDX, AC3LOIDX, AC3HIIDX, DSPLO, DSPHI, DSPCRIDX, DSPCR, DSPCR_POS_SHIFT, DSPCR_POS_MASK, DSPCR_POS_SMASK, DSPCR_SCOUNT_SHIFT, DSPCR_SCOUNT_MASK, DSPCR_SCOUNT_SMASK, DSPCR_CARRY_SHIFT, DSPCR_CARRY_MASK, DSPCR_CARRY_SMASK, DSPCR_CARRY, DSPCR_EFI_SHIFT, DSPCR_EFI_MASK, DSPCR_EFI_SMASK, DSPCR_EFI, DSPCR_OUFLAG_SHIFT, DSPCR_OUFLAG_MASK, DSPCR_OUFLAG_SMASK, DSPCR_OUFLAG4, DSPCR_OUFLAG5, DSPCR_OUFLAG6, DSPCR_OUFLAG7, DSPCR_CCOND_SHIFT, DSPCR_CCOND_MASK, DSPCR_CCOND_SMASK): New define. (DSPLO_REGNUM, DSPHI_REGNUM): New array for DSP accumulators. * dsp.c, dsp.igen: New files for MIPS DSP ASE. sim/testsuite/sim/mips/ChangeLog 2005-08-08 Chao-ying Fu <fu@mips.com> * basic.exp: Run new the dsp test. * utils-dsp.inc: New file. * mips32-dsp.s: New test.
Attachment:
sim.diff
Description: Binary data
Attachment:
dsp.c
Description: Binary data
Attachment:
dsp.igen
Description: Binary data
Attachment:
utils-dsp.inc
Description: Binary data
Attachment:
mips32-dsp.s
Description: Binary data
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |