]> sourceware.org Git - glibc.git/blame - sysdeps/i386/i686/multiarch/strspn.S
Consistently use macros for x86 PIC thunks.
[glibc.git] / sysdeps / i386 / i686 / multiarch / strspn.S
CommitLineData
02cea471 1/* Multiple versions of strspn
9a1d9254 2 Copyright (C) 2009,2010,2012 Free Software Foundation, Inc.
02cea471
L
3 Contributed by Intel Corporation.
4 This file is part of the GNU C Library.
5
6 The GNU C Library is free software; you can redistribute it and/or
7 modify it under the terms of the GNU Lesser General Public
8 License as published by the Free Software Foundation; either
9 version 2.1 of the License, or (at your option) any later version.
10
11 The GNU C Library is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 Lesser General Public License for more details.
15
16 You should have received a copy of the GNU Lesser General Public
17 License along with the GNU C Library; if not, write to the Free
18 Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
19 02111-1307 USA. */
20
21#include <config.h>
22
23#ifdef HAVE_SSE4_SUPPORT
24
25#include <sysdep.h>
2510d01d 26#include <init-arch.h>
02cea471
L
27
28/* Define multiple versions only for the definition in libc. */
29#ifndef NOT_IN_libc
fc1870e6 30# ifdef SHARED
02cea471
L
31 .text
32ENTRY(strspn)
33 .type strspn, @gnu_indirect_function
34 pushl %ebx
35 cfi_adjust_cfa_offset (4)
36 cfi_rel_offset (ebx, 0)
9a1d9254 37 LOAD_PIC_REG(bx)
02cea471
L
38 cmpl $0, KIND_OFFSET+__cpu_features@GOTOFF(%ebx)
39 jne 1f
40 call __init_cpu_features
411: leal __strspn_ia32@GOTOFF(%ebx), %eax
2510d01d 42 testl $bit_SSE4_2, CPUID_OFFSET+index_SSE4_2+__cpu_features@GOTOFF(%ebx)
02cea471
L
43 jz 2f
44 leal __strspn_sse42@GOTOFF(%ebx), %eax
452: popl %ebx
46 cfi_adjust_cfa_offset (-4);
47 cfi_restore (ebx)
48 ret
49END(strspn)
fc1870e6
L
50# else
51 .text
52ENTRY(strspn)
53 .type strspn, @gnu_indirect_function
54 cmpl $0, KIND_OFFSET+__cpu_features
55 jne 1f
56 call __init_cpu_features
571: leal __strspn_ia32, %eax
bdaa77bc 58 testl $bit_SSE4_2, CPUID_OFFSET+index_SSE4_2+__cpu_features
fc1870e6
L
59 jz 2f
60 leal __strspn_sse42, %eax
612: ret
62END(strspn)
63# endif
02cea471
L
64
65# undef ENTRY
66# define ENTRY(name) \
67 .type __strspn_ia32, @function; \
68 .globl __strspn_ia32; \
2cae4995
AS
69 .p2align 4; \
70__strspn_ia32: cfi_startproc; \
02cea471
L
71 CALL_MCOUNT
72# undef END
73# define END(name) \
74 cfi_endproc; .size __strspn_ia32, .-__strspn_ia32
75# undef libc_hidden_builtin_def
2c709c6f
UD
76/* IFUNC doesn't work with the hidden functions in shared library since
77 they will be called without setting up EBX needed for PLT which is
78 used by IFUNC. */
02cea471
L
79# define libc_hidden_builtin_def(name) \
80 .globl __GI_strspn; __GI_strspn = __strspn_ia32
81#endif
82
83#endif /* HAVE_SSE4_SUPPORT */
84
85#include "../../strspn.S"
This page took 0.074284 seconds and 5 git commands to generate.