This option specifies the target processor. The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor. The following processor names are
fa526 (Faraday FA526 processor),
fa626 (Faraday FA626 processor),
fa606te (Faraday FA606TE processor),
fa616te (Faraday FA616TE processor),
fa626te (Faraday FA626TE processor),
fmp626 (Faraday FMP626 processor),
fa726te (Faraday FA726TE processor),
ep9312 (ARM920 with Cirrus Maverick coprocessor),
i80200 (Intel XScale processor)
iwmmxt (Intel(r) XScale processor with Wireless MMX(tm) technology coprocessor)
The special name
all may be used to allow the
assembler to accept instructions valid for any ARM processor.
In addition to the basic instruction set, the assembler can be told to
accept various extension mnemonics that extend the processor using the
co-processor instruction space. For example,
is equivalent to specifying
Multiple extensions may be specified, separated by a
extensions should be specified in ascending alphabetical order.
Some extensions may be restricted to particular architectures; this is documented in the list of extensions below.
Extension mnemonics may also be removed from those the assembler accepts.
This is done be prepending
no to the option that adds the extension.
Extensions that are removed should be listed after all extensions which have
been added, again in ascending alphabetical order. For example,
-mcpu=ep9312+nomaverick is equivalent to specifying
The following extensions are currently supported:
crypto (Cryptography Extensions for v8-A architecture, implies
dotprod (Dot Product Extensions for v8.2-A architecture, implies
fp (Floating Point Extensions for v8-A architecture),
fp16 (FP16 Extensions for v8.2-A architecture, implies
fp16fml (FP16 Floating Point Multiplication Variant Extensions for v8.2-A architecture, implies
idiv (Integer Divide Extensions for v7-A and v7-R architectures),
mp (Multiprocessing Extensions for v7-A and v7-R
os (Operating System for v6M architecture),
predres (Execution and Data Prediction Restriction Instruction for
v8-A architectures, added by default from v8.5-A),
sb (Speculation Barrier Instruction for v8-A architectures, added by
default from v8.5-A),
sec (Security Extensions for v6K and v7-A architectures),
simd (Advanced SIMD Extensions for v8-A architecture, implies
virt (Virtualization Extensions for v7-A architecture, implies
pan (Privileged Access Never Extensions for v8-A architecture),
ras (Reliability, Availability and Serviceability extensions
for v8-A architecture),
rdma (ARMv8.1 Advanced SIMD extensions for v8-A architecture, implies
This option specifies the target architecture. The assembler will issue
an error message if an attempt is made to assemble an instruction which
will not execute on the target architecture. The following architecture
names are recognized:
-march are specified, the assembler will use
the setting for
The architecture option can be extended with the same instruction set
extension options as the
This option specifies the floating point format to assemble for. The
assembler will issue an error message if an attempt is made to assemble
an instruction which will not execute on the target floating point unit.
The following format options are recognized:
In addition to determining which instructions are assembled, this option
also affects the way in which the
.double assembler directive behaves
when assembling little-endian code.
The default is dependent on the processor selected. For Architecture 5 or later, the default is to assemble for VFP instructions; for earlier architectures the default is to assemble for FPA instructions.
This option specifies that the assembler should start assembling Thumb
instructions; that is, it should behave as though the file starts with a
.code 16 directive.
This option specifies that the output generated by the assembler should
be marked as supporting interworking. It also affects the behaviour
ADRL pseudo opcodes.
-mimplicit-it option controls the behavior of the assembler when
conditional instructions are not enclosed in IT blocks.
There are four possible behaviors.
never is specified, such constructs cause a warning in ARM
code and an error in Thumb-2 code.
always is specified, such constructs are accepted in both
ARM and Thumb-2 code, where the IT instruction is added implicitly.
arm is specified, such constructs are accepted in ARM code
and cause an error in Thumb-2 code.
thumb is specified, such constructs cause a warning in ARM
code and are accepted in Thumb-2 code. If you omit this option, the
behavior is equivalent to
These options specify that the output generated by the assembler should be marked as supporting the indicated version of the Arm Procedure. Calling Standard.
This option specifies that the output generated by the assembler should be marked as supporting the Arm/Thumb Procedure Calling Standard. If enabled this option will cause the assembler to create an empty debugging section in the object file called .arm.atpcs. Debuggers can use this to determine the ABI being used by.
This indicates the floating point variant of the APCS should be used. In this variant floating point arguments are passed in FP registers rather than integer registers.
This indicates that the reentrant variant of the APCS should be used. This variant supports position independent code.
This option specifies that the output generated by the assembler should be
marked as using specified floating point ABI.
The following values are recognized:
This option specifies which EABI version the produced object files should
The following values are recognized:
This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.
Note: If a program is being built for a system with big-endian data and little-endian instructions then it should be assembled with the -EB option, (all of it, code and data) and then linked with the --be8 option. This will reverse the endianness of the instructions back to little-endian, but leave the data as big-endian.
This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor.
This option specifies that the output of the assembler should be marked as position-independent code (PIC).
BX instructions in ARMv4 code. This is intended for use with
the linker option of the same name.
Enable or disable warnings about using deprecated options or features. The default is to warn.
Turns on CodeComposer Studio assembly syntax compatibility mode.
Enable or disable warnings about symbols that match the names of ARM instructions. The default is to warn.