This file is a user guide to the GNU assembler as
(GNU Binutils)
version 2.40.50.
This document is distributed under the terms of the GNU Free Documentation License. A copy of the license is included in the section entitled “GNU Free Documentation License”.
.include
Search Path: -I path.abort
.ABORT
(COFF).align [abs-expr[, abs-expr[, abs-expr]]]
.altmacro
.ascii "string"
….asciz "string"
….attach_to_group name
.balign[wl] [abs-expr[, abs-expr[, abs-expr]]]
.bss subsection
.byte expressions
.cfi_sections section_list
.cfi_startproc [simple]
.cfi_endproc
.cfi_personality encoding [, exp]
.cfi_personality_id id
.cfi_fde_data [opcode1 [, …]]
.cfi_lsda encoding [, exp]
.cfi_inline_lsda
[align].cfi_def_cfa register, offset
.cfi_def_cfa_register register
.cfi_def_cfa_offset offset
.cfi_adjust_cfa_offset offset
.cfi_offset register, offset
.cfi_val_offset register, offset
.cfi_rel_offset register, offset
.cfi_register register1, register2
.cfi_restore register
.cfi_undefined register
.cfi_same_value register
.cfi_remember_state
and .cfi_restore_state
.cfi_return_column register
.cfi_signal_frame
.cfi_window_save
.cfi_escape
expression[, …].cfi_val_encoded_addr register, encoding, label
.comm symbol , length
.data subsection
.dc[size] expressions
.dcb[size] number [,fill]
.ds[size] number [,fill]
.def name
.desc symbol, abs-expression
.dim
.double flonums
.eject
.else
.elseif
.end
.endef
.endfunc
.endif
.equ symbol, expression
.equiv symbol, expression
.eqv symbol, expression
.err
.error "string"
.exitm
.extern
.fail expression
.file
.fill repeat , size , value
.float flonums
.func name[,label]
.global symbol
, .globl symbol
.gnu_attribute tag,value
.hword expressions
.ident
.if absolute expression
.incbin "file"[,skip[,count]]
.include "file"
.int expressions
.internal names
.irp symbol,values
….irpc symbol,values
….lcomm symbol , length
.lflags
.line line-number
.linkonce [type]
.list
.ln line-number
.loc fileno lineno [column] [options]
.loc_mark_labels enable
.local names
.long expressions
.macro
.mri val
.noaltmacro
.nolist
.nop [size]
.nops size[, control]
.octa bignums
.offset loc
.org new-lc , fill
.p2align[wl] [abs-expr[, abs-expr[, abs-expr]]]
.popsection
.previous
.print string
.protected names
.psize lines , columns
.purgem name
.pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
.quad bignums
.reloc offset, reloc_name[, expression]
.rept count
.sbttl "subheading"
.scl class
.section name
.set symbol, expression
.short expressions
.single flonums
.size
.skip size [,fill]
.sleb128 expressions
.space size [,fill]
.stabd, .stabn, .stabs
.string
"str", .string8
"str", .string16
.struct expression
.subsection name
.symver
.tag structname
.text subsection
.title "heading"
.tls_common symbol, length[, alignment]
.type
.uleb128 expressions
.val addr
.version "string"
.vtable_entry table, offset
.vtable_inherit child, parent
.warning "string"
.weak names
.weakref alias, target
.word expressions
.zero size
.2byte expression [, expression]*
.4byte expression [, expression]*
.8byte expression [, expression]*
Next: Command-Line Options, Previous: Using as, Up: Using as [Contents][Index]
Here is a brief summary of how to invoke as
. For details,
see Command-Line Options.
as [-a[cdghlns][=file]] [–alternate] [–compress-debug-sections] [–nocompress-debug-sections] [-D] [–dump-config] [–debug-prefix-map old=new] [–defsym sym=val] [–elf-stt-common=[no|yes]] [–emulation=name] [-f] [-g] [–gstabs] [–gstabs+] [–gdwarf-<N>] [–gdwarf-sections] [–gdwarf-cie-version=VERSION] [–generate-missing-build-notes=[no|yes]] [–gsframe] [–hash-size=N] [–help] [–target-help] [-I dir] [-J] [-K] [–keep-locals] [-L] [–listing-lhs-width=NUM] [–listing-lhs-width2=NUM] [–listing-rhs-width=NUM] [–listing-cont-lines=NUM] [–multibyte-handling=[allow|warn|warn-sym-only]] [–no-pad-sections] [-o objfile] [-R] [–sectname-subst] [–size-check=[error|warning]] [–statistics] [-v] [-version] [–version] [-W] [–warn] [–fatal-warnings] [-w] [-x] [-Z] [@FILE] [target-options] [–|files …] Target AArch64 options: [-EB|-EL] [-mabi=ABI] Target Alpha options: [-mcpu] [-mdebug | -no-mdebug] [-replace | -noreplace] [-relax] [-g] [-Gsize] [-F] [-32addr] Target ARC options: [-mcpu=cpu] [-mA6|-mARC600|-mARC601|-mA7|-mARC700|-mEM|-mHS] [-mcode-density] [-mrelax] [-EB|-EL] Target ARM options: [-mcpu=processor[+extension…]] [-march=architecture[+extension…]] [-mfpu=floating-point-format] [-mfloat-abi=abi] [-meabi=ver] [-mthumb] [-EB|-EL] [-mapcs-32|-mapcs-26|-mapcs-float| -mapcs-reentrant] [-mthumb-interwork] [-k] Target Blackfin options: [-mcpu=processor[-sirevision]] [-mfdpic] [-mno-fdpic] [-mnopic] Target BPF options: [-EL] [-EB] Target CRIS options: [–underscore | –no-underscore] [–pic] [-N] [–emulation=criself | –emulation=crisaout] [–march=v0_v10 | –march=v10 | –march=v32 | –march=common_v10_v32] Target C-SKY options: [-march=arch] [-mcpu=cpu] [-EL] [-mlittle-endian] [-EB] [-mbig-endian] [-fpic] [-pic] [-mljump] [-mno-ljump] [-force2bsr] [-mforce2bsr] [-no-force2bsr] [-mno-force2bsr] [-jsri2bsr] [-mjsri2bsr] [-no-jsri2bsr ] [-mno-jsri2bsr] [-mnolrw ] [-mno-lrw] [-melrw] [-mno-elrw] [-mlaf ] [-mliterals-after-func] [-mno-laf] [-mno-literals-after-func] [-mlabr] [-mliterals-after-br] [-mno-labr] [-mnoliterals-after-br] [-mistack] [-mno-istack] [-mhard-float] [-mmp] [-mcp] [-mcache] [-msecurity] [-mtrust] [-mdsp] [-medsp] [-mvdsp] Target D10V options: [-O] Target D30V options: [-O|-n|-N] Target EPIPHANY options: [-mepiphany|-mepiphany16] Target H8/300 options: [-h-tick-hex] Target i386 options: [–32|–x32|–64] [-n] [-march=CPU[+EXTENSION…]] [-mtune=CPU] Target IA-64 options: [-mconstant-gp|-mauto-pic] [-milp32|-milp64|-mlp64|-mp64] [-mle|mbe] [-mtune=itanium1|-mtune=itanium2] [-munwind-check=warning|-munwind-check=error] [-mhint.b=ok|-mhint.b=warning|-mhint.b=error] [-x|-xexplicit] [-xauto] [-xdebug] Target IP2K options: [-mip2022|-mip2022ext] Target M32C options: [-m32c|-m16c] [-relax] [-h-tick-hex] Target M32R options: [–m32rx|–[no-]warn-explicit-parallel-conflicts| –W[n]p] Target M680X0 options: [-l] [-m68000|-m68010|-m68020|…] Target M68HC11 options: [-m68hc11|-m68hc12|-m68hcs12|-mm9s12x|-mm9s12xg] [-mshort|-mlong] [-mshort-double|-mlong-double] [–force-long-branches] [–short-branches] [–strict-direct-mode] [–print-insn-syntax] [–print-opcodes] [–generate-example] Target MCORE options: [-jsri2bsr] [-sifilter] [-relax] [-mcpu=[210|340]] Target Meta options: [-mcpu=cpu] [-mfpu=cpu] [-mdsp=cpu] Target MICROBLAZE options: Target MIPS options: [-nocpp] [-EL] [-EB] [-O[optimization level]] [-g[debug level]] [-G num] [-KPIC] [-call_shared] [-non_shared] [-xgot [-mvxworks-pic] [-mabi=ABI] [-32] [-n32] [-64] [-mfp32] [-mgp32] [-mfp64] [-mgp64] [-mfpxx] [-modd-spreg] [-mno-odd-spreg] [-march=CPU] [-mtune=CPU] [-mips1] [-mips2] [-mips3] [-mips4] [-mips5] [-mips32] [-mips32r2] [-mips32r3] [-mips32r5] [-mips32r6] [-mips64] [-mips64r2] [-mips64r3] [-mips64r5] [-mips64r6] [-construct-floats] [-no-construct-floats] [-mignore-branch-isa] [-mno-ignore-branch-isa] [-mnan=encoding] [-trap] [-no-break] [-break] [-no-trap] [-mips16] [-no-mips16] [-mmips16e2] [-mno-mips16e2] [-mmicromips] [-mno-micromips] [-msmartmips] [-mno-smartmips] [-mips3d] [-no-mips3d] [-mdmx] [-no-mdmx] [-mdsp] [-mno-dsp] [-mdspr2] [-mno-dspr2] [-mdspr3] [-mno-dspr3] [-mmsa] [-mno-msa] [-mxpa] [-mno-xpa] [-mmt] [-mno-mt] [-mmcu] [-mno-mcu] [-mcrc] [-mno-crc] [-mginv] [-mno-ginv] [-mloongson-mmi] [-mno-loongson-mmi] [-mloongson-cam] [-mno-loongson-cam] [-mloongson-ext] [-mno-loongson-ext] [-mloongson-ext2] [-mno-loongson-ext2] [-minsn32] [-mno-insn32] [-mfix7000] [-mno-fix7000] [-mfix-rm7000] [-mno-fix-rm7000] [-mfix-vr4120] [-mno-fix-vr4120] [-mfix-vr4130] [-mno-fix-vr4130] [-mfix-r5900] [-mno-fix-r5900] [-mdebug] [-no-mdebug] [-mpdr] [-mno-pdr] Target MMIX options: [–fixed-special-register-names] [–globalize-symbols] [–gnu-syntax] [–relax] [–no-predefined-symbols] [–no-expand] [–no-merge-gregs] [-x] [–linker-allocated-gregs] Target Nios II options: [-relax-all] [-relax-section] [-no-relax] [-EB] [-EL] Target NDS32 options: [-EL] [-EB] [-O] [-Os] [-mcpu=cpu] [-misa=isa] [-mabi=abi] [-mall-ext] [-m[no-]16-bit] [-m[no-]perf-ext] [-m[no-]perf2-ext] [-m[no-]string-ext] [-m[no-]dsp-ext] [-m[no-]mac] [-m[no-]div] [-m[no-]audio-isa-ext] [-m[no-]fpu-sp-ext] [-m[no-]fpu-dp-ext] [-m[no-]fpu-fma] [-mfpu-freg=FREG] [-mreduced-regs] [-mfull-regs] [-m[no-]dx-regs] [-mpic] [-mno-relax] [-mb2bb] Target PDP11 options: [-mpic|-mno-pic] [-mall] [-mno-extensions] [-mextension|-mno-extension] [-mcpu] [-mmachine] Target picoJava options: [-mb|-me] Target PowerPC options: [-a32|-a64] [-mpwrx|-mpwr2|-mpwr|-m601|-mppc|-mppc32|-m603|-m604|-m403|-m405| -m440|-m464|-m476|-m7400|-m7410|-m7450|-m7455|-m750cl|-mgekko| -mbroadway|-mppc64|-m620|-me500|-e500x2|-me500mc|-me500mc64|-me5500| -me6500|-mppc64bridge|-mbooke|-mpower4|-mpwr4|-mpower5|-mpwr5|-mpwr5x| -mpower6|-mpwr6|-mpower7|-mpwr7|-mpower8|-mpwr8|-mpower9|-mpwr9-ma2| -mcell|-mspe|-mspe2|-mtitan|-me300|-mcom] [-many] [-maltivec|-mvsx|-mhtm|-mvle] [-mregnames|-mno-regnames] [-mrelocatable|-mrelocatable-lib|-K PIC] [-memb] [-mlittle|-mlittle-endian|-le|-mbig|-mbig-endian|-be] [-msolaris|-mno-solaris] [-nops=count] Target PRU options: [-link-relax] [-mnolink-relax] [-mno-warn-regname-label] Target RISC-V options: [-fpic|-fPIC|-fno-pic] [-march=ISA] [-mabi=ABI] [-mlittle-endian|-mbig-endian] Target RL78 options: [-mg10] [-m32bit-doubles|-m64bit-doubles] Target RX options: [-mlittle-endian|-mbig-endian] [-m32bit-doubles|-m64bit-doubles] [-muse-conventional-section-names] [-msmall-data-limit] [-mpid] [-mrelax] [-mint-register=number] [-mgcc-abi|-mrx-abi] Target s390 options: [-m31|-m64] [-mesa|-mzarch] [-march=CPU] [-mregnames|-mno-regnames] [-mwarn-areg-zero] Target SCORE options: [-EB][-EL][-FIXDD][-NWARN] [-SCORE5][-SCORE5U][-SCORE7][-SCORE3] [-march=score7][-march=score3] [-USE_R1][-KPIC][-O0][-G num][-V] Target SPARC options: [-Av6|-Av7|-Av8|-Aleon|-Asparclet|-Asparclite -Av8plus|-Av8plusa|-Av8plusb|-Av8plusc|-Av8plusd -Av8plusv|-Av8plusm|-Av9|-Av9a|-Av9b|-Av9c -Av9d|-Av9e|-Av9v|-Av9m|-Asparc|-Asparcvis -Asparcvis2|-Asparcfmaf|-Asparcima|-Asparcvis3 -Asparcvisr|-Asparc5] [-xarch=v8plus|-xarch=v8plusa]|-xarch=v8plusb|-xarch=v8plusc -xarch=v8plusd|-xarch=v8plusv|-xarch=v8plusm|-xarch=v9 -xarch=v9a|-xarch=v9b|-xarch=v9c|-xarch=v9d|-xarch=v9e -xarch=v9v|-xarch=v9m|-xarch=sparc|-xarch=sparcvis -xarch=sparcvis2|-xarch=sparcfmaf|-xarch=sparcima -xarch=sparcvis3|-xarch=sparcvisr|-xarch=sparc5 -bump] [-32|-64] [–enforce-aligned-data][–dcti-couples-detect] Target TIC54X options: [-mcpu=54[123589]|-mcpu=54[56]lp] [-mfar-mode|-mf] [-merrors-to-file <filename>|-me <filename>] Target TIC6X options: [-march=arch] [-mbig-endian|-mlittle-endian] [-mdsbt|-mno-dsbt] [-mpid=no|-mpid=near|-mpid=far] [-mpic|-mno-pic] Target TILE-Gx options: [-m32|-m64][-EB][-EL] Target Visium options: [-mtune=arch] Target Xtensa options: [–[no-]text-section-literals] [–[no-]auto-litpools] [–[no-]absolute-literals] [–[no-]target-align] [–[no-]longcalls] [–[no-]transform] [–rename-section oldname=newname] [–[no-]trampolines] [–abi-windowed|–abi-call0] Target Z80 options: [-march=CPU[-EXT][+EXT]] [-local-prefix=PREFIX] [-colonless] [-sdcc] [-fp-s=FORMAT] [-fp-d=FORMAT]
@file
Read command-line options from file. The options read are inserted in place of the original @file option. If file does not exist, or cannot be read, then the option will be treated literally, and not removed.
Options in file are separated by whitespace. A whitespace character may be included in an option by surrounding the entire option in either single or double quotes. Any character (including a backslash) may be included by prefixing the character to be included with a backslash. The file may itself contain additional @file options; any such options will be processed recursively.
-a[cdghlmns]
Turn on listings, in any of a variety of ways:
-ac
omit false conditionals
-ad
omit debugging directives
-ag
include general information, like as version and options passed
-ah
include high-level source
-al
include assembly
-am
include macro expansions
-an
omit forms processing
-as
include symbols
=file
set the name of the listing file
You may combine these options; for example, use ‘-aln’ for assembly listing without forms processing. The ‘=file’ option, if used, must be the last one. By itself, ‘-a’ defaults to ‘-ahls’.
--alternate
Begin in alternate macro mode.
See .altmacro
.
--compress-debug-sections
Compress DWARF debug sections using zlib with SHF_COMPRESSED from the ELF ABI. The resulting object file may not be compatible with older linkers and object file utilities. Note if compression would make a given section larger then it is not compressed.
--compress-debug-sections=none
--compress-debug-sections=zlib
--compress-debug-sections=zlib-gnu
--compress-debug-sections=zlib-gabi
--compress-debug-sections=zstd
These options control how DWARF debug sections are compressed. --compress-debug-sections=none is equivalent to --nocompress-debug-sections. --compress-debug-sections=zlib and --compress-debug-sections=zlib-gabi are equivalent to --compress-debug-sections. --compress-debug-sections=zlib-gnu compresses DWARF debug sections using the obsoleted zlib-gnu format. The debug sections are renamed to begin with ‘.zdebug’. --compress-debug-sections=zstd compresses DWARF debug sections using zstd. Note - if compression would actually make a section larger, then it is not compressed nor renamed.
--nocompress-debug-sections
Do not compress DWARF debug sections. This is usually the default for all targets except the x86/x86_64, but a configure time option can be used to override this.
-D
Enable denugging in target specific backends, if supported. Otherwise ignored. Even if ignored, this option is accepted for script compatibility with calls to other assemblers.
--debug-prefix-map old=new
When assembling files in directory old, record debugging information describing them as in new instead.
--defsym sym=value
Define the symbol sym to be value before assembling the input file.
value must be an integer constant. As in C, a leading ‘0x’
indicates a hexadecimal value, and a leading ‘0’ indicates an octal
value. The value of the symbol can be overridden inside a source file via the
use of a .set
pseudo-op.
--dump-config
Displays how the assembler is configured and then exits.
--elf-stt-common=no
--elf-stt-common=yes
These options control whether the ELF assembler should generate common
symbols with the STT_COMMON
type. The default can be controlled
by a configure option --enable-elf-stt-common.
--emulation=name
If the assembler is configured to support multiple different target configurations then this option can be used to select the desired form.
-f
“fast”—skip whitespace and comment preprocessing (assume source is compiler output).
-g
--gen-debug
Generate debugging information for each assembler source line using whichever
debug format is preferred by the target. This currently means either STABS,
ECOFF or DWARF2. When the debug format is DWARF then a .debug_info
and
.debug_line
section is only emitted when the assembly file doesn’t
generate one itself.
--gstabs
Generate stabs debugging information for each assembler line. This may help debugging assembler code, if the debugger can handle it.
--gstabs+
Generate stabs debugging information for each assembler line, with GNU extensions that probably only gdb can handle, and that could make other debuggers crash or refuse to read your program. This may help debugging assembler code. Currently the only GNU extension is the location of the current working directory at assembling time.
--gdwarf-2
Generate DWARF2 debugging information for each assembler line. This may help debugging assembler code, if the debugger can handle it. Note—this option is only supported by some targets, not all of them.
--gdwarf-3
This option is the same as the --gdwarf-2 option, except that it allows for the possibility of the generation of extra debug information as per version 3 of the DWARF specification. Note - enabling this option does not guarantee the generation of any extra information, the choice to do so is on a per target basis.
--gdwarf-4
This option is the same as the --gdwarf-2 option, except that it allows for the possibility of the generation of extra debug information as per version 4 of the DWARF specification. Note - enabling this option does not guarantee the generation of any extra information, the choice to do so is on a per target basis.
--gdwarf-5
This option is the same as the --gdwarf-2 option, except that it allows for the possibility of the generation of extra debug information as per version 5 of the DWARF specification. Note - enabling this option does not guarantee the generation of any extra information, the choice to do so is on a per target basis.
--gdwarf-sections
Instead of creating a .debug_line section, create a series of .debug_line.foo sections where foo is the name of the corresponding code section. For example a code section called .text.func will have its dwarf line number information placed into a section called .debug_line.text.func. If the code section is just called .text then debug line section will still be called just .debug_line without any suffix.
--gdwarf-cie-version=version
Control which version of DWARF Common Information Entries (CIEs) are produced. When this flag is not specificed the default is version 1, though some targets can modify this default. Other possible values for version are 3 or 4.
--generate-missing-build-notes=yes
--generate-missing-build-notes=no
These options control whether the ELF assembler should generate GNU Build attribute notes if none are present in the input sources. The default can be controlled by the --enable-generate-build-notes configure option.
--gsframe
--gsframe
Create .sframe section from CFI directives.
--hash-size N
Ignored. Supported for command line compatibility with other assemblers.
--help
Print a summary of the command-line options and exit.
--target-help
Print a summary of all target specific options and exit.
-I dir
Add directory dir to the search list for .include
directives.
-J
Don’t warn about signed overflow.
-K
Issue warnings when difference tables altered for long displacements.
-L
--keep-locals
Keep (in the symbol table) local symbols. These symbols start with system-specific local label prefixes, typically ‘.L’ for ELF systems or ‘L’ for traditional a.out systems. See Symbol Names.
--listing-lhs-width=number
Set the maximum width, in words, of the output data column for an assembler listing to number.
--listing-lhs-width2=number
Set the maximum width, in words, of the output data column for continuation lines in an assembler listing to number.
--listing-rhs-width=number
Set the maximum width of an input source line, as displayed in a listing, to number bytes.
--listing-cont-lines=number
Set the maximum number of lines printed in a listing for a single line of input to number + 1.
--multibyte-handling=allow
--multibyte-handling=warn
--multibyte-handling=warn-sym-only
--multibyte-handling=warn_sym_only
Controls how the assembler handles multibyte characters in the input. The default (which can be restored by using the allow argument) is to allow such characters without complaint. Using the warn argument will make the assembler generate a warning message whenever any multibyte character is encountered. Using the warn-sym-only argument will only cause a warning to be generated when a symbol is defined with a name that contains multibyte characters. (References to undefined symbols will not generate a warning).
--no-pad-sections
Stop the assembler for padding the ends of output sections to the alignment of that section. The default is to pad the sections, but this can waste space which might be needed on targets which have tight memory constraints.
-o objfile
Name the object-file output from as
objfile.
-R
Fold the data section into the text section.
--reduce-memory-overheads
Ignored. Supported for compatibility with tools that apss the same option to both the assembler and the linker.
--sectname-subst
Honor substitution sequences in section names.
See .section name
.
--size-check=error
--size-check=warning
Issue an error or warning for invalid ELF .size directive.
--statistics
Print the maximum space (in bytes) and total time (in seconds) used by assembly.
--strip-local-absolute
Remove local absolute symbols from the outgoing symbol table.
-v
-version
Print the as
version.
--version
Print the as
version and exit.
-W
--no-warn
Suppress warning messages.
--fatal-warnings
Treat warnings as errors.
--warn
Don’t suppress warning messages or treat them as errors.
-w
Ignored.
-x
Ignored.
-Z
Generate an object file even after errors.
-- | files …
Standard input, or source files to assemble.
See Options, for the options available when as is configured for the 64-bit mode of the ARM Architecture (AArch64).
See Options, for the options available when as is configured for an Alpha processor.
The following options are available when as is configured for an ARC processor.
-mcpu=cpu
This option selects the core processor variant.
-EB | -EL
Select either big-endian (-EB) or little-endian (-EL) output.
-mcode-density
Enable Code Density extension instructions.
The following options are available when as is configured for the ARM processor family.
-mcpu=processor[+extension…]
Specify which ARM processor variant is the target.
-march=architecture[+extension…]
Specify which ARM architecture variant is used by the target.
-mfpu=floating-point-format
Select which Floating Point architecture is the target.
-mfloat-abi=abi
Select which floating point ABI is in use.
-mthumb
Enable Thumb only instruction decoding.
-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant
Select which procedure calling convention is in use.
-EB | -EL
Select either big-endian (-EB) or little-endian (-EL) output.
-mthumb-interwork
Specify that the code has been generated with interworking between Thumb and ARM code in mind.
-mccs
Turns on CodeComposer Studio assembly syntax compatibility mode.
-k
Specify that PIC code has been generated.
See Options, for the options available when as is configured for the Blackfin processor family.
See Options, for the options available when as is configured for the Linux kernel BPF processor family.
See the info pages for documentation of the CRIS-specific options.
See Options, for the options available when as is configured for the C-SKY processor family.
The following options are available when as is configured for a D10V processor.
-O
Optimize output by parallelizing instructions.
The following options are available when as is configured for a D30V processor.
-O
Optimize output by parallelizing instructions.
-n
Warn when nops are generated.
-N
Warn when a nop after a 32-bit multiply instruction is generated.
The following options are available when as is configured for the Adapteva EPIPHANY series.
See Options, for the options available when as is configured for an Epiphany processor.
See Options, for the options available when as is configured for an i386 processor.
The following options are available when as is configured for the Ubicom IP2K series.
-mip2022ext
Specifies that the extended IP2022 instructions are allowed.
-mip2022
Restores the default behaviour, which restricts the permitted instructions to just the basic IP2022 ones.
The following options are available when as is configured for the Renesas M32C and M16C processors.
-m32c
Assemble M32C instructions.
-m16c
Assemble M16C instructions (the default).
-relax
Enable support for link-time relaxations.
-h-tick-hex
Support H’00 style hex constants in addition to 0x00 style.
The following options are available when as is configured for the Renesas M32R (formerly Mitsubishi M32R) series.
--m32rx
Specify which processor in the M32R family is the target. The default is normally the M32R, but this option changes it to the M32RX.
--warn-explicit-parallel-conflicts or --Wp
Produce warning messages when questionable parallel constructs are encountered.
--no-warn-explicit-parallel-conflicts or --Wnp
Do not produce warning messages when questionable parallel constructs are encountered.
The following options are available when as is configured for the Motorola 68000 series.
-l
Shorten references to undefined symbols, to one word instead of two.
-m68000 | -m68008 | -m68010 | -m68020 | -m68030
| -m68040 | -m68060 | -m68302 | -m68331 | -m68332
| -m68333 | -m68340 | -mcpu32 | -m5200
Specify what processor in the 68000 family is the target. The default is normally the 68020, but this can be changed at configuration time.
-m68881 | -m68882 | -mno-68881 | -mno-68882
The target machine does (or does not) have a floating-point coprocessor. The default is to assume a coprocessor for 68020, 68030, and cpu32. Although the basic 68000 is not compatible with the 68881, a combination of the two can be specified, since it’s possible to do emulation of the coprocessor instructions with the main processor.
-m68851 | -mno-68851
The target machine does (or does not) have a memory-management unit coprocessor. The default is to assume an MMU for 68020 and up.
See Options, for the options available when as is configured for an Altera Nios II processor.
For details about the PDP-11 machine dependent features options, see Options.
-mpic | -mno-pic
Generate position-independent (or position-dependent) code. The default is -mpic.
-mall
-mall-extensions
Enable all instruction set extensions. This is the default.
-mno-extensions
Disable all instruction set extensions.
-mextension | -mno-extension
Enable (or disable) a particular instruction set extension.
-mcpu
Enable the instruction set extensions supported by a particular CPU, and disable all other extensions.
-mmachine
Enable the instruction set extensions supported by a particular machine model, and disable all other extensions.
The following options are available when as is configured for a picoJava processor.
-mb
Generate “big endian” format output.
-ml
Generate “little endian” format output.
See Options, for the options available when as is configured for a PRU processor.
The following options are available when as is configured for the Motorola 68HC11 or 68HC12 series.
-m68hc11 | -m68hc12 | -m68hcs12 | -mm9s12x | -mm9s12xg
Specify what processor is the target. The default is defined by the configuration option when building the assembler.
--xgate-ramoffset
Instruct the linker to offset RAM addresses from S12X address space into XGATE address space.
-mshort
Specify to use the 16-bit integer ABI.
-mlong
Specify to use the 32-bit integer ABI.
-mshort-double
Specify to use the 32-bit double ABI.
-mlong-double
Specify to use the 64-bit double ABI.
--force-long-branches
Relative branches are turned into absolute ones. This concerns conditional branches, unconditional branches and branches to a sub routine.
-S | --short-branches
Do not turn relative branches into absolute ones when the offset is out of range.
--strict-direct-mode
Do not turn the direct addressing mode into extended addressing mode when the instruction does not support direct addressing mode.
--print-insn-syntax
Print the syntax of instruction in case of error.
--print-opcodes
Print the list of instructions with syntax and then exit.
--generate-example
Print an example of instruction for each possible instruction and then exit.
This option is only useful for testing as
.
The following options are available when as
is configured
for the SPARC architecture:
-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite
-Av8plus | -Av8plusa | -Av9 | -Av9a
Explicitly select a variant of the SPARC architecture.
‘-Av8plus’ and ‘-Av8plusa’ select a 32 bit environment. ‘-Av9’ and ‘-Av9a’ select a 64 bit environment.
‘-Av8plusa’ and ‘-Av9a’ enable the SPARC V9 instruction set with UltraSPARC extensions.
-xarch=v8plus | -xarch=v8plusa
For compatibility with the Solaris v9 assembler. These options are equivalent to -Av8plus and -Av8plusa, respectively.
-bump
Warn when the assembler switches to another architecture.
The following options are available when as is configured for the ’c54x architecture.
-mfar-mode
Enable extended addressing mode. All addresses and relocations will assume extended addressing (usually 23 bits).
-mcpu=CPU_VERSION
Sets the CPU version being compiled for.
-merrors-to-file FILENAME
Redirect error output to a file, for broken systems which don’t support such behaviour in the shell.
The following options are available when as is configured for a MIPS processor.
-G num
This option sets the largest size of an object that can be referenced
implicitly with the gp
register. It is only accepted for targets that
use ECOFF format, such as a DECstation running Ultrix. The default value is 8.
-EB
Generate “big endian” format output.
-EL
Generate “little endian” format output.
-mips1
-mips2
-mips3
-mips4
-mips5
-mips32
-mips32r2
-mips32r3
-mips32r5
-mips32r6
-mips64
-mips64r2
-mips64r3
-mips64r5
-mips64r6
Generate code for a particular MIPS Instruction Set Architecture level. ‘-mips1’ is an alias for ‘-march=r3000’, ‘-mips2’ is an alias for ‘-march=r6000’, ‘-mips3’ is an alias for ‘-march=r4000’ and ‘-mips4’ is an alias for ‘-march=r8000’. ‘-mips5’, ‘-mips32’, ‘-mips32r2’, ‘-mips32r3’, ‘-mips32r5’, ‘-mips32r6’, ‘-mips64’, ‘-mips64r2’, ‘-mips64r3’, ‘-mips64r5’, and ‘-mips64r6’ correspond to generic MIPS V, MIPS32, MIPS32 Release 2, MIPS32 Release 3, MIPS32 Release 5, MIPS32 Release 6, MIPS64, MIPS64 Release 2, MIPS64 Release 3, MIPS64 Release 5, and MIPS64 Release 6 ISA processors, respectively.
-march=cpu
Generate code for a particular MIPS CPU.
-mtune=cpu
Schedule and tune for a particular MIPS CPU.
-mfix7000
-mno-fix7000
Cause nops to be inserted if the read of the destination register of an mfhi or mflo instruction occurs in the following two instructions.
-mfix-rm7000
-mno-fix-rm7000
Cause nops to be inserted if a dmult or dmultu instruction is followed by a load instruction.
-mfix-r5900
-mno-fix-r5900
Do not attempt to schedule the preceding instruction into the delay slot
of a branch instruction placed at the end of a short loop of six
instructions or fewer and always schedule a nop
instruction there
instead. The short loop bug under certain conditions causes loops to
execute only once or twice, due to a hardware bug in the R5900 chip.
-mdebug
-no-mdebug
Cause stabs-style debugging output to go into an ECOFF-style .mdebug section instead of the standard ELF .stabs sections.
-mpdr
-mno-pdr
Control generation of .pdr
sections.
-mgp32
-mfp32
The register sizes are normally inferred from the ISA and ABI, but these flags force a certain group of registers to be treated as 32 bits wide at all times. ‘-mgp32’ controls the size of general-purpose registers and ‘-mfp32’ controls the size of floating-point registers.
-mgp64
-mfp64
The register sizes are normally inferred from the ISA and ABI, but these flags force a certain group of registers to be treated as 64 bits wide at all times. ‘-mgp64’ controls the size of general-purpose registers and ‘-mfp64’ controls the size of floating-point registers.
-mfpxx
The register sizes are normally inferred from the ISA and ABI, but using this flag in combination with ‘-mabi=32’ enables an ABI variant which will operate correctly with floating-point registers which are 32 or 64 bits wide.
-modd-spreg
-mno-odd-spreg
Enable use of floating-point operations on odd-numbered single-precision registers when supported by the ISA. ‘-mfpxx’ implies ‘-mno-odd-spreg’, otherwise the default is ‘-modd-spreg’.
-mips16
-no-mips16
Generate code for the MIPS 16 processor. This is equivalent to putting
.module mips16
at the start of the assembly file. ‘-no-mips16’
turns off this option.
-mmips16e2
-mno-mips16e2
Enable the use of MIPS16e2 instructions in MIPS16 mode. This is equivalent
to putting .module mips16e2
at the start of the assembly file.
‘-mno-mips16e2’ turns off this option.
-mmicromips
-mno-micromips
Generate code for the microMIPS processor. This is equivalent to putting
.module micromips
at the start of the assembly file.
‘-mno-micromips’ turns off this option. This is equivalent to putting
.module nomicromips
at the start of the assembly file.
-msmartmips
-mno-smartmips
Enables the SmartMIPS extension to the MIPS32 instruction set. This is
equivalent to putting .module smartmips
at the start of the assembly
file. ‘-mno-smartmips’ turns off this option.
-mips3d
-no-mips3d
Generate code for the MIPS-3D Application Specific Extension. This tells the assembler to accept MIPS-3D instructions. ‘-no-mips3d’ turns off this option.
-mdmx
-no-mdmx
Generate code for the MDMX Application Specific Extension. This tells the assembler to accept MDMX instructions. ‘-no-mdmx’ turns off this option.
-mdsp
-mno-dsp
Generate code for the DSP Release 1 Application Specific Extension. This tells the assembler to accept DSP Release 1 instructions. ‘-mno-dsp’ turns off this option.
-mdspr2
-mno-dspr2
Generate code for the DSP Release 2 Application Specific Extension. This option implies ‘-mdsp’. This tells the assembler to accept DSP Release 2 instructions. ‘-mno-dspr2’ turns off this option.
-mdspr3
-mno-dspr3
Generate code for the DSP Release 3 Application Specific Extension. This option implies ‘-mdsp’ and ‘-mdspr2’. This tells the assembler to accept DSP Release 3 instructions. ‘-mno-dspr3’ turns off this option.
-mmsa
-mno-msa
Generate code for the MIPS SIMD Architecture Extension. This tells the assembler to accept MSA instructions. ‘-mno-msa’ turns off this option.
-mxpa
-mno-xpa
Generate code for the MIPS eXtended Physical Address (XPA) Extension. This tells the assembler to accept XPA instructions. ‘-mno-xpa’ turns off this option.
-mmt
-mno-mt
Generate code for the MT Application Specific Extension. This tells the assembler to accept MT instructions. ‘-mno-mt’ turns off this option.
-mmcu
-mno-mcu
Generate code for the MCU Application Specific Extension. This tells the assembler to accept MCU instructions. ‘-mno-mcu’ turns off this option.
-mcrc
-mno-crc
Generate code for the MIPS cyclic redundancy check (CRC) Application Specific Extension. This tells the assembler to accept CRC instructions. ‘-mno-crc’ turns off this option.
-mginv
-mno-ginv
Generate code for the Global INValidate (GINV) Application Specific Extension. This tells the assembler to accept GINV instructions. ‘-mno-ginv’ turns off this option.
-mloongson-mmi
-mno-loongson-mmi
Generate code for the Loongson MultiMedia extensions Instructions (MMI) Application Specific Extension. This tells the assembler to accept MMI instructions. ‘-mno-loongson-mmi’ turns off this option.
-mloongson-cam
-mno-loongson-cam
Generate code for the Loongson Content Address Memory (CAM) instructions. This tells the assembler to accept Loongson CAM instructions. ‘-mno-loongson-cam’ turns off this option.
-mloongson-ext
-mno-loongson-ext
Generate code for the Loongson EXTensions (EXT) instructions. This tells the assembler to accept Loongson EXT instructions. ‘-mno-loongson-ext’ turns off this option.
-mloongson-ext2
-mno-loongson-ext2
Generate code for the Loongson EXTensions R2 (EXT2) instructions. This option implies ‘-mloongson-ext’. This tells the assembler to accept Loongson EXT2 instructions. ‘-mno-loongson-ext2’ turns off this option.
-minsn32
-mno-insn32
Only use 32-bit instruction encodings when generating code for the
microMIPS processor. This option inhibits the use of any 16-bit
instructions. This is equivalent to putting .set insn32
at
the start of the assembly file. ‘-mno-insn32’ turns off this
option. This is equivalent to putting .set noinsn32
at the
start of the assembly file. By default ‘-mno-insn32’ is
selected, allowing all instructions to be used.
--construct-floats
--no-construct-floats
The ‘--no-construct-floats’ option disables the construction of double width floating point constants by loading the two halves of the value into the two single width floating point registers that make up the double width register. By default ‘--construct-floats’ is selected, allowing construction of these floating point constants.
--relax-branch
--no-relax-branch
The ‘--relax-branch’ option enables the relaxation of out-of-range branches. By default ‘--no-relax-branch’ is selected, causing any out-of-range branches to produce an error.
-mignore-branch-isa
-mno-ignore-branch-isa
Ignore branch checks for invalid transitions between ISA modes. The semantics of branches does not provide for an ISA mode switch, so in most cases the ISA mode a branch has been encoded for has to be the same as the ISA mode of the branch’s target label. Therefore GAS has checks implemented that verify in branch assembly that the two ISA modes match. ‘-mignore-branch-isa’ disables these checks. By default ‘-mno-ignore-branch-isa’ is selected, causing any invalid branch requiring a transition between ISA modes to produce an error.
-mnan=encoding
Select between the IEEE 754-2008 (-mnan=2008) or the legacy (-mnan=legacy) NaN encoding format. The latter is the default.
--emulation=name
This option was formerly used to switch between ELF and ECOFF output on targets like IRIX 5 that supported both. MIPS ECOFF support was removed in GAS 2.24, so the option now serves little purpose. It is retained for backwards compatibility.
The available configuration names are: ‘mipself’, ‘mipslelf’ and ‘mipsbelf’. Choosing ‘mipself’ now has no effect, since the output is always ELF. ‘mipslelf’ and ‘mipsbelf’ select little- and big-endian output respectively, but ‘-EL’ and ‘-EB’ are now the preferred options instead.
-nocpp
as
ignores this option. It is accepted for compatibility with
the native tools.
--trap
--no-trap
--break
--no-break
Control how to deal with multiplication overflow and division by zero. ‘--trap’ or ‘--no-break’ (which are synonyms) take a trap exception (and only work for Instruction Set Architecture level 2 and higher); ‘--break’ or ‘--no-trap’ (also synonyms, and the default) take a break exception.
-n
When this option is used, as
will issue a warning every
time it generates a nop instruction from a macro.
The following options are available when as is configured for an MCore processor.
-jsri2bsr
-nojsri2bsr
Enable or disable the JSRI to BSR transformation. By default this is enabled. The command-line option ‘-nojsri2bsr’ can be used to disable it.
-sifilter
-nosifilter
Enable or disable the silicon filter behaviour. By default this is disabled. The default can be overridden by the ‘-sifilter’ command-line option.
-relax
Alter jump instructions for long displacements.
-mcpu=[210|340]
Select the cpu type on the target hardware. This controls which instructions can be assembled.
-EB
Assemble for a big endian target.
-EL
Assemble for a little endian target.
See Options, for the options available when as is configured for a Meta processor.
See the info pages for documentation of the MMIX-specific options.
See NDS32 Options, for the options available when as is configured for a NDS32 processor.
See Options, for the options available when as is configured for a PowerPC processor.
See RISC-V Options, for the options available when as is configured for a RISC-V processor.
See the info pages for documentation of the RX-specific options.
The following options are available when as is configured for the s390 processor family.
-m31
-m64
Select the word size, either 31/32 bits or 64 bits.
-mesa
-mzarch
Select the architecture mode, either the Enterprise System Architecture (esa) or the z/Architecture mode (zarch).
-march=processor
Specify which s390 processor variant is the target, ‘g5’ (or ‘arch3’), ‘g6’, ‘z900’ (or ‘arch5’), ‘z990’ (or ‘arch6’), ‘z9-109’, ‘z9-ec’ (or ‘arch7’), ‘z10’ (or ‘arch8’), ‘z196’ (or ‘arch9’), ‘zEC12’ (or ‘arch10’), ‘z13’ (or ‘arch11’), ‘z14’ (or ‘arch12’), ‘z15’ (or ‘arch13’), or ‘z16’ (or ‘arch14’).
-mregnames
-mno-regnames
Allow or disallow symbolic names for registers.
-mwarn-areg-zero
Warn whenever the operand for a base or index register has been specified but evaluates to zero.
See TIC6X Options, for the options available when as is configured for a TMS320C6000 processor.
See Options, for the options available when as is configured for a TILE-Gx processor.
See Options, for the options available when as is configured for a Visium processor.
See Command-line Options, for the options available when as is configured for an Xtensa processor.
See Command-line Options, for the options available when as is configured for an Z80 processor.
Next: The GNU Assembler, Up: Overview [Contents][Index]
This manual is intended to describe what you need to know to use
GNU as
. We cover the syntax expected in source files, including
notation for symbols, constants, and expressions; the directives that
as
understands; and of course how to invoke as
.
This manual also describes some of the machine-dependent features of various flavors of the assembler.
On the other hand, this manual is not intended as an introduction to programming in assembly language—let alone programming in general! In a similar vein, we make no attempt to introduce the machine architecture; we do not describe the instruction set, standard mnemonics, registers or addressing modes that are standard to a particular architecture. You may want to consult the manufacturer’s machine architecture manual for this information.
Next: Object File Formats, Previous: Structure of this Manual, Up: Overview [Contents][Index]
GNU as
is really a family of assemblers.
If you use (or have used) the GNU assembler on one architecture, you
should find a fairly similar environment when you use it on another
architecture. Each version has much in common with the others,
including object file formats, most assembler directives (often called
pseudo-ops) and assembler syntax.
as
is primarily intended to assemble the output of the
GNU C compiler gcc
for use by the linker
ld
. Nevertheless, we’ve tried to make as
assemble correctly everything that other assemblers for the same
machine would assemble.
Any exceptions are documented explicitly (see Machine Dependent Features).
This doesn’t mean as
always uses the same syntax as another
assembler for the same architecture; for example, we know of several
incompatible versions of 680x0 assembly language syntax.
Unlike older assemblers, as
is designed to assemble a source
program in one pass of the source file. This has a subtle impact on the
.org directive (see .org
).
Next: Command Line, Previous: The GNU Assembler, Up: Overview [Contents][Index]
The GNU assembler can be configured to produce several alternative object file formats. For the most part, this does not affect how you write assembly language programs; but directives for debugging symbols are typically different in different file formats. See Symbol Attributes.
Next: Input Files, Previous: Object File Formats, Up: Overview [Contents][Index]
After the program name as
, the command line may contain
options and file names. Options may appear in any order, and may be
before, after, or between file names. The order of file names is
significant.
-- (two hyphens) by itself names the standard input file
explicitly, as one of the files for as
to assemble.
Except for ‘--’ any command-line argument that begins with a
hyphen (‘-’) is an option. Each option changes the behavior of
as
. No option changes the way another option works. An
option is a ‘-’ followed by one or more letters; the case of
the letter is important. All options are optional.
Some options expect exactly one file name to follow them. The file name may either immediately follow the option’s letter (compatible with older assemblers) or it may be the next command argument (GNU standard). These two command lines are equivalent:
as -o my-object-file.o mumble.s as -omy-object-file.o mumble.s
Next: Output (Object) File, Previous: Command Line, Up: Overview [Contents][Index]
We use the phrase source program, abbreviated source, to
describe the program input to one run of as
. The program may
be in one or more files; how the source is partitioned into files
doesn’t change the meaning of the source.
The source program is a concatenation of the text in all the files, in the order specified.
Each time you run as
it assembles exactly one source
program. The source program is made up of one or more files.
(The standard input is also a file.)
You give as
a command line that has zero or more input file
names. The input files are read (from left file name to right). A
command-line argument (in any position) that has no special meaning
is taken to be an input file name.
If you give as
no file names it attempts to read one input file
from the as
standard input, which is normally your terminal. You
may have to type ctl-D to tell as
there is no more program
to assemble.
Use ‘--’ if you need to explicitly name the standard input file in your command line.
If the source is empty, as
produces a small, empty object
file.
There are two ways of locating a line in the input file (or files) and either may be used in reporting error messages. One way refers to a line number in a physical file; the other refers to a line number in a “logical” file. See Error and Warning Messages.
Physical files are those files named in the command line given
to as
.
Logical files are simply names declared explicitly by assembler
directives; they bear no relation to physical files. Logical file names help
error messages reflect the original source file, when as
source
is itself synthesized from other files. as
understands the
‘#’ directives emitted by the gcc
preprocessor. See also
.file
.
Next: Error and Warning Messages, Previous: Input Files, Up: Overview [Contents][Index]
Every time you run as
it produces an output file, which is
your assembly language program translated into numbers. This file
is the object file. Its default name is a.out
.
You can give it another name by using the -o option. Conventionally,
object file names end with .o. The default name is used for historical
reasons: older assemblers were capable of assembling self-contained programs
directly into a runnable program. (For some formats, this isn’t currently
possible, but it can be done for the a.out
format.)
The object file is meant for input to the linker ld
. It contains
assembled program code, information to help ld
integrate
the assembled program into a runnable file, and (optionally) symbolic
information for the debugger.
Previous: Output (Object) File, Up: Overview [Contents][Index]
as
may write warnings and error messages to the standard error
file (usually your terminal). This should not happen when a compiler
runs as
automatically. Warnings report an assumption made so
that as
could keep assembling a flawed program; errors report a
grave problem that stops the assembly.
Warning messages have the format
file_name:NNN:Warning Message Text
(where NNN is a line number). If both a logical file name
(see .file
) and a logical line number
(see .line
)
have been given then they will be used, otherwise the file name and line number
in the current assembler source file will be used. The message text is
intended to be self explanatory (in the grand Unix tradition).
Note the file name must be set via the logical version of the .file
directive, not the DWARF2 version of the .file
directive. For example:
.file 2 "bar.c" error_assembler_source .file "foo.c" .line 30 error_c_source
produces this output:
Assembler messages: asm.s:2: Error: no such instruction: `error_assembler_source' foo.c:31: Error: no such instruction: `error_c_source'
Error messages have the format
file_name:NNN:FATAL:Error Message Text
The file name and line number are derived as for warning messages. The actual message text may be rather less explanatory because many of them aren’t supposed to happen.
This chapter describes command-line options available in all versions of the GNU assembler; see Machine Dependent Features, for options specific to particular machine architectures.
If you are invoking as
via the GNU C compiler,
you can use the ‘-Wa’ option to pass arguments through to the assembler.
The assembler arguments must be separated from each other (and the ‘-Wa’)
by commas. For example:
gcc -c -g -O -Wa,-alh,-L file.c
This passes two options to the assembler: ‘-alh’ (emit a listing to standard output with high-level and assembly source) and ‘-L’ (retain local symbols in the symbol table).
Usually you do not need to use this ‘-Wa’ mechanism, since many compiler command-line options are automatically passed to the assembler by the compiler. (You can call the GNU compiler driver with the ‘-v’ option to see precisely what options it passes to each compilation pass, including the assembler.)
.include
Search Path: -I pathNext: --alternate, Up: Command-Line Options [Contents][Index]
These options enable listing output from the assembler. By itself, ‘-a’ requests high-level, assembly, and symbols listing. You can use other letters to select specific options for the list: ‘-ah’ requests a high-level language listing, ‘-al’ requests an output-program assembly listing, and ‘-as’ requests a symbol table listing. High-level listings require that a compiler debugging option like ‘-g’ be used, and that assembly listings (‘-al’) be requested also.
Use the ‘-ag’ option to print a first section with general assembly information, like as version, switches passed, or time stamp.
Use the ‘-ac’ option to omit false conditionals from a listing. Any lines
which are not assembled because of a false .if
(or .ifdef
, or any
other conditional), or a true .if
followed by an .else
, will be
omitted from the listing.
Use the ‘-ad’ option to omit debugging directives from the listing.
Once you have specified one of these options, you can further control
listing output and its appearance using the directives .list
,
.nolist
, .psize
, .eject
, .title
, and
.sbttl
.
The ‘-an’ option turns off all forms processing.
If you do not request listing output with one of the ‘-a’ options, the
listing-control directives have no effect.
The letters after ‘-a’ may be combined into one option, e.g., ‘-aln’.
Note if the assembler source is coming from the standard input (e.g.,
because it
is being created by gcc
and the ‘-pipe’ command-line switch
is being used) then the listing will not contain any comments or preprocessor
directives. This is because the listing code buffers input source lines from
stdin only after they have been preprocessed by the assembler. This reduces
memory usage and makes the code more efficient.
Next: -D, Previous: Enable Listings: -a[cdghlns], Up: Command-Line Options [Contents][Index]
Begin in alternate macro mode, see .altmacro
.
Next: Work Faster: -f, Previous: --alternate, Up: Command-Line Options [Contents][Index]
This option enables debugging, if it is supported by the assembler’s
configuration. Otherwise it does nothing as is ignored. This allows scripts
designed to work with other assemblers to also work with GAS.
as
.
Next: .include
Search Path: -I path, Previous: -D, Up: Command-Line Options [Contents][Index]
‘-f’ should only be used when assembling programs written by a (trusted) compiler. ‘-f’ stops the assembler from doing whitespace and comment preprocessing on the input file(s) before assembling them. See Preprocessing.
Warning: if you use ‘-f’ when the files actually need to be preprocessed (if they contain comments, for example),
as
does not work correctly.
Next: Difference Tables: -K, Previous: Work Faster: -f, Up: Command-Line Options [Contents][Index]
.include
Search Path: -I pathUse this option to add a path to the list of directories
as
searches for files specified in .include
directives (see .include
). You may use -I as
many times as necessary to include a variety of paths. The current
working directory is always searched first; after that, as
searches any ‘-I’ directories in the same order as they were
specified (left to right) on the command line.
Next: Include Local Symbols: -L, Previous: .include
Search Path: -I path, Up: Command-Line Options [Contents][Index]
as
sometimes alters the code emitted for directives of the
form ‘.word sym1-sym2’. See .word
.
You can use the ‘-K’ option if you want a warning issued when this
is done.
Next: Configuring listing output: --listing, Previous: Difference Tables: -K, Up: Command-Line Options [Contents][Index]
Symbols beginning with system-specific local label prefixes, typically
‘.L’ for ELF systems or ‘L’ for traditional a.out systems, are
called local symbols. See Symbol Names. Normally you do not see
such symbols when debugging, because they are intended for the use of
programs (like compilers) that compose assembler programs, not for your
notice. Normally both as
and ld
discard
such symbols, so you do not normally debug with them.
This option tells as
to retain those local symbols
in the object file. Usually if you do this you also tell the linker
ld
to preserve those symbols.
Next: Assemble in MRI Compatibility Mode: -M, Previous: Include Local Symbols: -L, Up: Command-Line Options [Contents][Index]
The listing feature of the assembler can be enabled via the command-line switch
‘-a’ (see Enable Listings: -a[cdghlns]). This feature combines the input source file(s) with a
hex dump of the corresponding locations in the output object file, and displays
them as a listing file. The format of this listing can be controlled by
directives inside the assembler source (i.e., .list
(see .list
),
.title
(see .title "heading"
), .sbttl
(see .sbttl "subheading"
),
.psize
(see .psize lines , columns
), and
.eject
(see .eject
) and also by the following switches:
--listing-lhs-width=‘number’
¶Sets the maximum width, in words, of the first line of the hex byte dump. This dump appears on the left hand side of the listing output.
--listing-lhs-width2=‘number’
¶Sets the maximum width, in words, of any further lines of the hex byte dump for a given input source line. If this value is not specified, it defaults to being the same as the value specified for ‘--listing-lhs-width’. If neither switch is used the default is to one.
--listing-rhs-width=‘number’
¶Sets the maximum width, in characters, of the source line that is displayed alongside the hex dump. The default value for this parameter is 100. The source line is displayed on the right hand side of the listing output.
--listing-cont-lines=‘number’
¶Sets the maximum number of continuation lines of hex dump that will be displayed for a given single line of source input. The default value is 4.
Next: Dependency Tracking: --MD, Previous: Configuring listing output: --listing, Up: Command-Line Options [Contents][Index]
The -M or --mri option selects MRI compatibility mode. This
changes the syntax and pseudo-op handling of as
to make it
compatible with the ASM68K
assembler from Microtec Research.
The exact nature of the
MRI syntax will not be documented here; see the MRI manuals for more
information. Note in particular that the handling of macros and macro
arguments is somewhat different. The purpose of this option is to permit
assembling existing MRI assembler code using as
.
The MRI compatibility is not complete. Certain operations of the MRI assembler depend upon its object file format, and can not be supported using other object file formats. Supporting these would require enhancing each object file format individually. These are:
The m68k MRI assembler supports common sections which are merged by the linker.
Other object file formats do not support this. as
handles
common sections by treating them as a single common symbol. It permits local
symbols to be defined within a common section, but it can not support global
symbols, since it has no way to describe them.
The MRI assemblers support relocations against a negated section address, and relocations which combine the start addresses of two or more sections. These are not support by other object file formats.
END
pseudo-op specifying start address
The MRI END
pseudo-op permits the specification of a start address.
This is not supported by other object file formats. The start address may
instead be specified using the -e option to the linker, or in a linker
script.
IDNT
, .ident
and NAME
pseudo-ops
The MRI IDNT
, .ident
and NAME
pseudo-ops assign a module
name to the output file. This is not supported by other object file formats.
ORG
pseudo-op
The m68k MRI ORG
pseudo-op begins an absolute section at a given
address. This differs from the usual as
.org
pseudo-op,
which changes the location within the current section. Absolute sections are
not supported by other object file formats. The address of a section may be
assigned within a linker script.
There are some other features of the MRI assembler which are not supported by
as
, typically either because they are difficult or because they
seem of little consequence. Some of these may be supported in future releases.
EBCDIC strings are not supported.
Packed binary coded decimal is not supported. This means that the DC.P
and DCB.P
pseudo-ops are not supported.
FEQU
pseudo-op
The m68k FEQU
pseudo-op is not supported.
NOOBJ
pseudo-op
The m68k NOOBJ
pseudo-op is not supported.
OPT
branch control options
The m68k OPT
branch control options—B
, BRS
, BRB
,
BRL
, and BRW
—are ignored. as
automatically
relaxes all branches, whether forward or backward, to an appropriate size, so
these options serve no purpose.
OPT
list control options
The following m68k OPT
list control options are ignored: C
,
CEX
, CL
, CRE
, E
, G
, I
, M
,
MEX
, MC
, MD
, X
.
OPT
options
The following m68k OPT
options are ignored: NEST
, O
,
OLD
, OP
, P
, PCO
, PCR
, PCS
, R
.
OPT
D
option is default
The m68k OPT
D
option is the default, unlike the MRI assembler.
OPT NOD
may be used to turn it off.
XREF
pseudo-op.
The m68k XREF
pseudo-op is ignored.
Next: Output Section Padding, Previous: Assemble in MRI Compatibility Mode: -M, Up: Command-Line Options [Contents][Index]
as
can generate a dependency file for the file it creates. This
file consists of a single rule suitable for make
describing the
dependencies of the main source file.
The rule is written to the file named in its argument.
This feature is used in the automatic updating of makefiles.
Next: Name the Object File: -o, Previous: Dependency Tracking: --MD, Up: Command-Line Options [Contents][Index]
Normally the assembler will pad the end of each output section up to its alignment boundary. But this can waste space, which can be significant on memory constrained targets. So the --no-pad-sections option will disable this behaviour.
Next: Join Data and Text Sections: -R, Previous: Output Section Padding, Up: Command-Line Options [Contents][Index]
There is always one object file output when you run as
. By
default it has the name a.out.
You use this option (which takes exactly one filename) to give the
object file a different name.
Whatever the object file is called, as
overwrites any
existing file of the same name.
Next: Display Assembly Statistics: --statistics, Previous: Name the Object File: -o, Up: Command-Line Options [Contents][Index]
-R tells as
to write the object file as if all
data-section data lives in the text section. This is only done at
the very last moment: your binary data are the same, but data
section parts are relocated differently. The data section part of
your object file is zero bytes long because all its bytes are
appended to the text section. (See Sections and Relocation.)
When you specify -R it would be possible to generate shorter
address displacements (because we do not have to cross between text and
data section). We refrain from doing this simply for compatibility with
older versions of as
. In future, -R may work this way.
When as
is configured for COFF or ELF output,
this option is only useful if you use sections named ‘.text’ and
‘.data’.
-R is not supported for any of the HPPA targets. Using
-R generates a warning from as
.
Next: Compatible Output: --traditional-format, Previous: Join Data and Text Sections: -R, Up: Command-Line Options [Contents][Index]
Use ‘--statistics’ to display two statistics about the resources used by
as
: the maximum amount of space allocated during the assembly
(in bytes), and the total execution time taken for the assembly (in CPU
seconds).
Next: Announce Version: -v, Previous: Display Assembly Statistics: --statistics, Up: Command-Line Options [Contents][Index]
For some targets, the output of as
is different in some ways
from the output of some existing assembler. This switch requests
as
to use the traditional format instead.
For example, it disables the exception frame optimizations which
as
normally does by default on gcc
output.
Next: Control Warnings: -W, --warn, --no-warn, --fatal-warnings, Previous: Compatible Output: --traditional-format, Up: Command-Line Options [Contents][Index]
You can find out what version of as is running by including the option ‘-v’ (which you can also spell as ‘-version’) on the command line.
Next: Generate Object File in Spite of Errors: -Z, Previous: Announce Version: -v, Up: Command-Line Options [Contents][Index]
as
should never give a warning or error message when
assembling compiler output. But programs written by people often
cause as
to give a warning that a particular assumption was
made. All such warnings are directed to the standard error file.
If you use the -W and --no-warn options, no warnings are issued.
This only affects the warning messages: it does not change any particular of
how as
assembles your file. Errors, which stop the assembly,
are still reported.
If you use the --fatal-warnings option, as
considers
files that generate warnings to be in error.
You can switch these options off again by specifying --warn, which causes warnings to be output as usual.
Previous: Control Warnings: -W, --warn, --no-warn, --fatal-warnings, Up: Command-Line Options [Contents][Index]
After an error message, as
normally produces no output. If for
some reason you are interested in object file output even after
as
gives an error message on your program, use the ‘-Z’
option. If there are any errors, as
continues anyways, and
writes an object file after a final warning message of the form ‘n
errors, m warnings, generating bad object file.’
Next: Sections and Relocation, Previous: Command-Line Options, Up: Using as [Contents][Index]
This chapter describes the machine-independent syntax allowed in a
source file. as
syntax is similar to what many other
assemblers use; it is inspired by the BSD 4.2
assembler, except that as
does not assemble Vax bit-fields.
Next: Whitespace, Up: Syntax [Contents][Index]
The as
internal preprocessor:
It does not do macro processing, include file handling, or
anything else you may get from your C compiler’s preprocessor. You can
do include file processing with the .include
directive
(see .include
). You can use the GNU C compiler driver
to get other “CPP” style preprocessing by giving the input file a
‘.S’ suffix. See the ’Options Controlling the Kind of Output’ section of the GCC manual for
more details
Excess whitespace, comments, and character constants cannot be used in the portions of the input text that are not preprocessed.
If the first line of an input file is #NO_APP
or if you use the
‘-f’ option, whitespace and comments are not removed from the input file.
Within an input file, you can ask for whitespace and comment removal in
specific portions of the file by putting a line that says #APP
before the
text that may contain whitespace or comments, and putting a line that says
#NO_APP
after this text. This feature is mainly intended to support
asm
statements in compilers whose output is otherwise free of comments
and whitespace.
Next: Comments, Previous: Preprocessing, Up: Syntax [Contents][Index]
Whitespace is one or more blanks or tabs, in any order. Whitespace is used to separate symbols, and to make programs neater for people to read. Unless within character constants (see Character Constants), any whitespace means the same as exactly one space.
Next: Symbols, Previous: Whitespace, Up: Syntax [Contents][Index]
There are two ways of rendering comments to as
. In both
cases the comment is equivalent to one space.
Anything from ‘/*’ through the next ‘*/’ is a comment. This means you may not nest these comments.
/* The only way to include a newline ('\n') in a comment is to use this sort of comment. */ /* This sort of comment does not nest. */
Anything from a line comment character up to the next newline is considered a comment and is ignored. The line comment character is target specific, and some targets support multiple comment characters. Some targets also have line comment characters that only work if they are the first character on a line. Some targets use a sequence of two characters to introduce a line comment. Some targets can also change their line comment characters depending upon command-line options that have been used. For more details see the Syntax section in the documentation for individual targets.
If the line comment character is the hash sign (‘#’) then it still has the special ability to enable and disable preprocessing (see Preprocessing) and to specify logical line numbers:
To be compatible with past assemblers, lines that begin with ‘#’ have a special interpretation. Following the ‘#’ should be an absolute expression (see Expressions): the logical line number of the next line. Then a string (see Strings) is allowed: if present it is a new logical file name. The rest of the line, if any, should be whitespace.
If the first non-whitespace characters on the line are not numeric, the line is ignored. (Just like a comment.)
# This is an ordinary comment. # 42-6 "new_file_name" # New logical file name # This is logical line # 36.
This feature is deprecated, and may disappear from future versions
of as
.
Next: Statements, Previous: Comments, Up: Syntax [Contents][Index]
A symbol is one or more characters chosen from the set of all
letters (both upper and lower case), digits and the three characters
‘_.$’.
On most machines, you can also use $
in symbol names; exceptions
are noted in Machine Dependent Features.
No symbol may begin with a digit. Case is significant.
There is no length limit; all characters are significant. Multibyte characters
are supported, but note that the setting of the
--multibyte-handling option might prevent their use. Symbols
are delimited by characters not in that set, or by the beginning of a file
(since the source program must end with a newline, the end of a file is not a
possible symbol delimiter). See Symbols.
Symbol names may also be enclosed in double quote "
characters. In such
cases any characters are allowed, except for the NUL character. If a double
quote character is to be included in the symbol name it must be preceded by a
backslash \
character.
A statement ends at a newline character (‘\n’) or a line separator character. The line separator character is target specific and described in the Syntax section of each target’s documentation. Not all targets support a line separator character. The newline or line separator character is considered to be part of the preceding statement. Newlines and separators within character constants are an exception: they do not end statements.
It is an error to end any statement with end-of-file: the last character of any input file should be a newline.
An empty statement is allowed, and may include whitespace. It is ignored.
A statement begins with zero or more labels, optionally followed by a
key symbol which determines what kind of statement it is. The key
symbol determines the syntax of the rest of the statement. If the
symbol begins with a dot ‘.’ then the statement is an assembler
directive: typically valid for any computer. If the symbol begins with
a letter the statement is an assembly language instruction: it
assembles into a machine language instruction.
Different versions of as
for different computers
recognize different instructions. In fact, the same symbol may
represent a different instruction in a different computer’s assembly
language.
A label is a symbol immediately followed by a colon (:
).
Whitespace before a label or after a colon is permitted, but you may not
have whitespace between a label’s symbol and its colon. See Labels.
For HPPA targets, labels need not be immediately followed by a colon, but the definition of a label must begin in column zero. This also implies that only one label may be defined on each line.
label: .directive followed by something another_label: # This is an empty statement. instruction operand_1, operand_2, …
Previous: Statements, Up: Syntax [Contents][Index]
A constant is a number, written so that its value is known by inspection, without knowing any context. Like this:
.byte 74, 0112, 092, 0x4A, 0X4a, 'J, '\J # All the same value. .ascii "Ring the bell\7" # A string constant. .octa 0x123456789abcdef0123456789ABCDEF0 # A bignum. .float 0f-314159265358979323846264338327\ 95028841971.693993751E-40 # - pi, a flonum.
Next: Number Constants, Up: Constants [Contents][Index]
There are two kinds of character constants. A character stands for one character in one byte and its value may be used in numeric expressions. String constants (properly called string literals) are potentially many bytes and their values may not be used in arithmetic expressions.
Next: Characters, Up: Character Constants [Contents][Index]
A string is written between double-quotes. It may contain
double-quotes or null characters. The way to get special characters
into a string is to escape these characters: precede them with
a backslash ‘\’ character. For example ‘\\’ represents
one backslash: the first \
is an escape which tells
as
to interpret the second character literally as a backslash
(which prevents as
from recognizing the second \
as an
escape character). The complete list of escapes follows.
Mnemonic for backspace; for ASCII this is octal code 010.
Mnemonic for FormFeed; for ASCII this is octal code 014.
Mnemonic for newline; for ASCII this is octal code 012.
Mnemonic for carriage-Return; for ASCII this is octal code 015.
Mnemonic for horizontal Tab; for ASCII this is octal code 011.
An octal character code. The numeric code is 3 octal digits.
For compatibility with other Unix systems, 8 and 9 are accepted as digits:
for example, \008
has the value 010, and \009
the value 011.
x
hex-digits...A hex character code. All trailing hex digits are combined. Either upper or
lower case x
works.
Represents one ‘\’ character.
Represents one ‘"’ character. Needed in strings to represent this character, because an unescaped ‘"’ would end the string.
Any other character when escaped by \ gives a warning, but
assembles as if the ‘\’ was not present. The idea is that if
you used an escape sequence you clearly didn’t want the literal
interpretation of the following character. However as
has no
other interpretation, so as
knows it is giving you the wrong
code and warns you of the fact.
Which characters are escapable, and what those escapes represent, varies widely among assemblers. The current set is what we think the BSD 4.2 assembler recognizes, and is a subset of what most C compilers recognize. If you are in doubt, do not use an escape sequence.
Previous: Strings, Up: Character Constants [Contents][Index]
A single character may be written as a single quote immediately followed by
that character. Some backslash escapes apply to characters, \b
,
\f
, \n
, \r
, \t
, and \"
with the same meaning
as for strings, plus \'
for a single quote. So if you want to write the
character backslash, you must write '\\ where the first \
escapes
the second \
. As you can see, the quote is an acute accent, not a grave
accent. A newline
immediately following an acute accent is taken as a literal character
and does not count as the end of a statement. The value of a character
constant in a numeric expression is the machine’s byte-wide code for
that character. as
assumes your character code is ASCII:
'A means 65, 'B means 66, and so on.
Previous: Character Constants, Up: Constants [Contents][Index]
as
distinguishes three kinds of numbers according to how they
are stored in the target machine. Integers are numbers that
would fit into an int
in the C language. Bignums are
integers, but they are stored in more than 32 bits. Flonums
are floating point numbers, described below.
Next: Bignums, Up: Number Constants [Contents][Index]
A binary integer is ‘0b’ or ‘0B’ followed by zero or more of the binary digits ‘01’.
An octal integer is ‘0’ followed by zero or more of the octal digits (‘01234567’).
A decimal integer starts with a non-zero digit followed by zero or more digits (‘0123456789’).
A hexadecimal integer is ‘0x’ or ‘0X’ followed by one or more hexadecimal digits chosen from ‘0123456789abcdefABCDEF’.
Integers have the usual values. To denote a negative integer, use the prefix operator ‘-’ discussed under expressions (see Prefix Operators).
Next: Flonums, Previous: Integers, Up: Number Constants [Contents][Index]
A bignum has the same syntax and semantics as an integer except that the number (or its negative) takes more than 32 bits to represent in binary. The distinction is made because in some places integers are permitted while bignums are not.
Previous: Bignums, Up: Number Constants [Contents][Index]
A flonum represents a floating point number. The translation is
indirect: a decimal floating point number from the text is converted by
as
to a generic binary floating point number of more than
sufficient precision. This generic floating point number is converted
to a particular computer’s floating point format (or formats) by a
portion of as
specialized to that computer.
A flonum is written by writing (in order)
as
the rest of the number is a flonum.
e is recommended. Case is not important.
On the H8/300 and Renesas / SuperH SH architectures, the letter must be one of the letters ‘DFPRSX’ (in upper or lower case).
On the ARC, the letter must be one of the letters ‘DFRS’ (in upper or lower case).
On the HPPA architecture, the letter must be ‘E’ (upper case only).
At least one of the integer part or the fractional part must be present. The floating point number has the usual base-10 value.
as
does all processing using integers. Flonums are computed
independently of any floating point hardware in the computer running
as
.
Next: Linker Sections, Up: Sections and Relocation [Contents][Index]
Roughly, a section is a range of addresses, with no gaps; all data “in” those addresses is treated the same for some particular purpose. For example there may be a “read only” section.
The linker ld
reads many object files (partial programs) and
combines their contents to form a runnable program. When as
emits an object file, the partial program is assumed to start at address 0.
ld
assigns the final addresses for the partial program, so that
different partial programs do not overlap. This is actually an
oversimplification, but it suffices to explain how as
uses
sections.
ld
moves blocks of bytes of your program to their run-time
addresses. These blocks slide to their run-time addresses as rigid
units; their length does not change and neither does the order of bytes
within them. Such a rigid unit is called a section. Assigning
run-time addresses to sections is called relocation. It includes
the task of adjusting mentions of object-file addresses so they refer to
the proper run-time addresses.
For the H8/300, and for the Renesas / SuperH SH,
as
pads sections if needed to
ensure they end on a word (sixteen bit) boundary.
An object file written by as
has at least three sections, any
of which may be empty. These are named text, data and
bss sections.
When it generates COFF or ELF output,
as
can also generate whatever other named sections you specify
using the ‘.section’ directive (see .section
).
If you do not use any directives that place output in the ‘.text’
or ‘.data’ sections, these sections still exist, but are empty.
When as
generates SOM or ELF output for the HPPA,
as
can also generate whatever other named sections you
specify using the ‘.space’ and ‘.subspace’ directives. See
HP9000 Series 800 Assembly Language Reference Manual
(HP 92432-90001) for details on the ‘.space’ and ‘.subspace’
assembler directives.
Additionally, as
uses different names for the standard
text, data, and bss sections when generating SOM output. Program text
is placed into the ‘$CODE$’ section, data into ‘$DATA$’, and
BSS into ‘$BSS$’.
Within the object file, the text section starts at address 0
, the
data section follows, and the bss section follows the data section.
When generating either SOM or ELF output files on the HPPA, the text
section starts at address 0
, the data section at address
0x4000000
, and the bss section follows the data section.
To let ld
know which data changes when the sections are
relocated, and how to change that data, as
also writes to the
object file details of the relocation needed. To perform relocation
ld
must know, each time an address in the object
file is mentioned:
(address) - (start-address of section)?
In fact, every address as
ever uses is expressed as
(section) + (offset into section)
Further, most expressions as
computes have this section-relative
nature.
(For some object formats, such as SOM for the HPPA, some expressions are
symbol-relative instead.)
In this manual we use the notation {secname N} to mean “offset N into section secname.”
Apart from text, data and bss sections you need to know about the
absolute section. When ld
mixes partial programs,
addresses in the absolute section remain unchanged. For example, address
{absolute 0}
is “relocated” to run-time address 0 by
ld
. Although the linker never arranges two partial programs’
data sections with overlapping addresses after linking, by definition
their absolute sections must overlap. Address {absolute 239}
in one
part of a program is always the same address when the program is running as
address {absolute 239}
in any other part of the program.
The idea of sections is extended to the undefined section. Any address whose section is unknown at assembly time is by definition rendered {undefined U}—where U is filled in later. Since numbers are always defined, the only way to generate an undefined address is to mention an undefined symbol. A reference to a named common block would be such a symbol: its value is unknown at assembly time so it has section undefined.
By analogy the word section is used to describe groups of sections in
the linked program. ld
puts all partial programs’ text
sections in contiguous addresses in the linked program. It is
customary to refer to the text section of a program, meaning all
the addresses of all partial programs’ text sections. Likewise for
data and bss sections.
Some sections are manipulated by ld
; others are invented for
use of as
and have no meaning except during assembly.
Next: Assembler Internal Sections, Previous: Background, Up: Sections and Relocation [Contents][Index]
ld
deals with just four kinds of sections, summarized below.
These sections hold your program. as
and ld
treat them as
separate but equal sections. Anything you can say of one section is
true of another.
When the program is running, however, it is
customary for the text section to be unalterable. The
text section is often shared among processes: it contains
instructions, constants and the like. The data section of a running
program is usually alterable: for example, C variables would be stored
in the data section.
This section contains zeroed bytes when your program begins running. It is used to hold uninitialized variables or common storage. The length of each partial program’s bss section is important, but because it starts out containing zeroed bytes there is no need to store explicit zero bytes in the object file. The bss section was invented to eliminate those explicit zeros from object files.
Address 0 of this section is always “relocated” to runtime address 0.
This is useful if you want to refer to an address that ld
must
not change when relocating. In this sense we speak of absolute
addresses being “unrelocatable”: they do not change during relocation.
This “section” is a catch-all for address references to objects not in the preceding sections.
An idealized example of three relocatable sections follows. The example uses the traditional section names ‘.text’ and ‘.data’. Memory addresses are on the horizontal axis.
+-----+----+--+ partial program # 1: |ttttt|dddd|00| +-----+----+--+ text data bss seg. seg. seg. +---+---+---+ partial program # 2: |TTT|DDD|000| +---+---+---+ +--+---+-----+--+----+---+-----+~~ linked program: | |TTT|ttttt| |dddd|DDD|00000| +--+---+-----+--+----+---+-----+~~ addresses: 0 …
Next: Sub-Sections, Previous: Linker Sections, Up: Sections and Relocation [Contents][Index]
These sections are meant only for the internal use of as
. They
have no meaning at run-time. You do not really need to know about these
sections for most purposes; but they can be mentioned in as
warning messages, so it might be helpful to have an idea of their
meanings to as
. These sections are used to permit the
value of every expression in your assembly language program to be a
section-relative address.
An internal assembler logic error has been found. This means there is a bug in the assembler.
The assembler stores complex expressions internally as combinations of symbols. When it needs to represent an expression as a symbol, it puts it in the expr section.
Next: bss Section, Previous: Assembler Internal Sections, Up: Sections and Relocation [Contents][Index]
Assembled bytes
conventionally
fall into two sections: text and data.
You may have separate groups of
data in named sections
that you want to end up near to each other in the object file, even though they
are not contiguous in the assembler source. as
allows you to
use subsections for this purpose. Within each section, there can be
numbered subsections with values from 0 to 8192. Objects assembled into the
same subsection go into the object file together with other objects in the same
subsection. For example, a compiler might want to store constants in the text
section, but might not want to have them interspersed with the program being
assembled. In this case, the compiler could issue a ‘.text 0’ before each
section of code being output, and a ‘.text 1’ before each group of
constants being output.
Subsections are optional. If you do not use subsections, everything goes in subsection number zero.
Each subsection is zero-padded up to a multiple of four bytes.
(Subsections may be padded a different amount on different flavors
of as
.)
Subsections appear in your object file in numeric order, lowest numbered
to highest. (All this to be compatible with other people’s assemblers.)
The object file contains no representation of subsections; ld
and
other programs that manipulate object files see no trace of them.
They just see all your text subsections as a text section, and all your
data subsections as a data section.
To specify which subsection you want subsequent statements assembled
into, use a numeric argument to specify it, in a ‘.text
expression’ or a ‘.data expression’ statement.
When generating COFF output, you
can also use an extra subsection
argument with arbitrary named sections: ‘.section name,
expression’.
When generating ELF output, you
can also use the .subsection
directive (see .subsection name
)
to specify a subsection: ‘.subsection expression’.
Expression should be an absolute expression
(see Expressions). If you just say ‘.text’ then ‘.text 0’
is assumed. Likewise ‘.data’ means ‘.data 0’. Assembly
begins in text 0
. For instance:
.text 0 # The default subsection is text 0 anyway. .ascii "This lives in the first text subsection. *" .text 1 .ascii "But this lives in the second text subsection." .data 0 .ascii "This lives in the data section," .ascii "in the first data subsection." .text 0 .ascii "This lives in the first text section," .ascii "immediately following the asterisk (*)."
Each section has a location counter incremented by one for every byte
assembled into that section. Because subsections are merely a convenience
restricted to as
there is no concept of a subsection location
counter. There is no way to directly manipulate a location counter—but the
.align
directive changes it, and any label definition captures its
current value. The location counter of the section where statements are being
assembled is said to be the active location counter.
Previous: Sub-Sections, Up: Sections and Relocation [Contents][Index]
The bss section is used for local common variable storage. You may allocate address space in the bss section, but you may not dictate data to load into it before your program executes. When your program starts running, all the contents of the bss section are zeroed bytes.
The .lcomm
pseudo-op defines a symbol in the bss section; see
.lcomm
.
The .comm
pseudo-op may be used to declare a common symbol, which is
another form of uninitialized symbol; see .comm
.
When assembling for a target which supports multiple sections, such as ELF or
COFF, you may switch into the .bss
section and define symbols as usual;
see .section
. You may only assemble zero values into the
section. Typically the section will only contain symbol definitions and
.skip
directives (see .skip
).
Next: Expressions, Previous: Sections and Relocation, Up: Using as [Contents][Index]
Symbols are a central concept: the programmer uses symbols to name things, the linker uses symbols to link, and the debugger uses symbols to debug.
Warning:
as
does not place symbols in the object file in the same order they were declared. This may break some debuggers.
Next: Giving Symbols Other Values, Up: Symbols [Contents][Index]
A label is written as a symbol immediately followed by a colon ‘:’. The symbol then represents the current value of the active location counter, and is, for example, a suitable instruction operand. You are warned if you use the same symbol to represent two different locations: the first definition overrides any other definitions.
On the HPPA, the usual form for a label need not be immediately followed by a
colon, but instead must start in column zero. Only one label may be defined on
a single line. To work around this, the HPPA version of as
also
provides a special directive .label
for defining labels more flexibly.
Next: Symbol Names, Previous: Labels, Up: Symbols [Contents][Index]
A symbol can be given an arbitrary value by writing a symbol, followed
by an equals sign ‘=’, followed by an expression
(see Expressions). This is equivalent to using the .set
directive. See .set
. In the same way, using a double
equals sign ‘=’‘=’ here represents an equivalent of the
.eqv
directive. See .eqv
.
Blackfin does not support symbol assignment with ‘=’.
Next: The Special Dot Symbol, Previous: Giving Symbols Other Values, Up: Symbols [Contents][Index]
Symbol names begin with a letter or with one of ‘._’. On most
machines, you can also use $
in symbol names; exceptions are
noted in Machine Dependent Features. That character may be followed by any
string of digits, letters, dollar signs (unless otherwise noted for a
particular target machine), and underscores. These restrictions do not
apply when quoting symbol names by ‘"’, which is permitted for most
targets. Escaping characters in quoted symbol names with ‘\’ generally
extends only to ‘\’ itself and ‘"’, at the time of writing.
Case of letters is significant: foo
is a different symbol name
than Foo
.
Symbol names do not start with a digit. An exception to this rule is made for Local Labels. See below.
Multibyte characters are supported, but note that the setting of the multibyte-handling option might prevent their use. To generate a symbol name containing multibyte characters enclose it within double quotes and use escape codes. cf See Strings. Generating a multibyte symbol name from a label is not currently supported.
Since multibyte symbol names are unusual, and could possibly be used
maliciously, as
provides a command line option
(--multibyte-handling=warn-sym-only) which can be used to generate a
warning message whenever a symbol name containing multibyte characters is defined.
Each symbol has exactly one name. Each name in an assembly language program refers to exactly one symbol. You may use that symbol name any number of times in a program.
A local symbol is any symbol beginning with certain local label prefixes. By default, the local label prefix is ‘.L’ for ELF systems or ‘L’ for traditional a.out systems, but each target may have its own set of local label prefixes. On the HPPA local symbols begin with ‘L$’.
Local symbols are defined and used within the assembler, but they are normally not saved in object files. Thus, they are not visible when debugging. You may use the ‘-L’ option (see Include Local Symbols) to retain the local symbols in the object files.
Local labels are different from local symbols. Local labels help compilers and programmers use names temporarily. They create symbols which are guaranteed to be unique over the entire scope of the input source code and which can be referred to by a simple notation. To define a local label, write a label of the form ‘N:’ (where N represents any non-negative integer). To refer to the most recent previous definition of that label write ‘Nb’, using the same number as when you defined the label. To refer to the next definition of a local label, write ‘Nf’. The ‘b’ stands for “backwards” and the ‘f’ stands for “forwards”.
There is no restriction on how you can use these labels, and you can reuse them too. So that it is possible to repeatedly define the same local label (using the same number ‘N’), although you can only refer to the most recently defined local label of that number (for a backwards reference) or the next definition of a specific local label for a forward reference. It is also worth noting that the first 10 local labels (‘0:’…‘9:’) are implemented in a slightly more efficient manner than the others.
Here is an example:
1: branch 1f 2: branch 1b 1: branch 2f 2: branch 1b
Which is the equivalent of:
label_1: branch label_3 label_2: branch label_1 label_3: branch label_4 label_4: branch label_3
Local label names are only a notational device. They are immediately transformed into more conventional symbol names before the assembler uses them. The symbol names are stored in the symbol table, appear in error messages, and are optionally emitted to the object file. The names are constructed using these parts:
local label prefix
All local symbols begin with the system-specific local label prefix.
Normally both as
and ld
forget symbols
that start with the local label prefix. These labels are
used for symbols you are never intended to see. If you use the
‘-L’ option then as
retains these symbols in the
object file. If you also instruct ld
to retain these symbols,
you may use them in debugging.
number
This is the number that was used in the local label definition. So if the label is written ‘55:’ then the number is ‘55’.
C-B
This unusual character is included so you do not accidentally invent a symbol of the same name. The character has ASCII value of ‘\002’ (control-B).
ordinal number
This is a serial number to keep the labels distinct. The first definition of ‘0:’ gets the number ‘1’. The 15th definition of ‘0:’ gets the number ‘15’, and so on. Likewise the first definition of ‘1:’ gets the number ‘1’ and its 15th definition gets ‘15’ as well.
So for example, the first 1:
may be named .L1C-B1
, and
the 44th 3:
may be named .L3C-B44
.
On some targets as
also supports an even more local form of
local labels called dollar labels. These labels go out of scope (i.e., they
become undefined) as soon as a non-local label is defined. Thus they remain
valid for only a small region of the input source code. Normal local labels,
by contrast, remain in scope for the entire file, or until they are redefined
by another occurrence of the same local label.
Dollar labels are defined in exactly the same way as ordinary local labels, except that they have a dollar sign suffix to their numeric value, e.g., ‘55$:’.
They can also be distinguished from ordinary local labels by their transformed names which use ASCII character ‘\001’ (control-A) as the magic character to distinguish them from ordinary labels. For example, the fifth definition of ‘6$’ may be named ‘.L6C-A5’.
Next: Symbol Attributes, Previous: Symbol Names, Up: Symbols [Contents][Index]
The special symbol ‘.’ refers to the current address that
as
is assembling into. Thus, the expression ‘melvin:
.long .’ defines melvin
to contain its own address.
Assigning a value to .
is treated the same as a .org
directive.
Thus, the expression ‘.=.+4’ is the same as saying
‘.space 4’.
Previous: The Special Dot Symbol, Up: Symbols [Contents][Index]
Every symbol has, as well as its name, the attributes “Value” and “Type”. Depending on output format, symbols can also have auxiliary attributes.
If you use a symbol without defining it, as
assumes zero for
all these attributes, and probably won’t warn you. This makes the
symbol an externally defined symbol, which is generally what you
would want.
Next: Type, Up: Symbol Attributes [Contents][Index]
The value of a symbol is (usually) 32 bits. For a symbol which labels a
location in the text, data, bss or absolute sections the value is the
number of addresses from the start of that section to the label.
Naturally for text, data and bss sections the value of a symbol changes
as ld
changes section base addresses during linking. Absolute
symbols’ values do not change during linking: that is why they are
called absolute.
The value of an undefined symbol is treated in a special way. If it is
0 then the symbol is not defined in this assembler source file, and
ld
tries to determine its value from other files linked into the
same program. You make this kind of symbol simply by mentioning a symbol
name without defining it. A non-zero value represents a .comm
common declaration. The value is how much common storage to reserve, in
bytes (addresses). The symbol refers to the first address of the
allocated storage.
Next: Symbol Attributes: a.out
, Previous: Value, Up: Symbol Attributes [Contents][Index]
The type attribute of a symbol contains relocation (section) information, any flag settings indicating that a symbol is external, and (optionally), other information for linkers and debuggers. The exact format depends on the object-code output format in use.
Next: Symbol Attributes for COFF, Previous: Type, Up: Symbol Attributes [Contents][Index]
a.out
Next: Other, Up: Symbol Attributes: a.out
[Contents][Index]
This is an arbitrary 16-bit value. You may establish a symbol’s
descriptor value by using a .desc
statement
(see .desc
). A descriptor value means nothing to
as
.
Previous: Descriptor, Up: Symbol Attributes: a.out
[Contents][Index]
This is an arbitrary 8-bit value. It means nothing to as
.
Next: Symbol Attributes for SOM, Previous: Symbol Attributes: a.out
, Up: Symbol Attributes [Contents][Index]
The COFF format supports a multitude of auxiliary symbol attributes;
like the primary symbol attributes, they are set between .def
and
.endef
directives.
The symbol name is set with .def
; the value and type,
respectively, with .val
and .type
.
The as
directives .dim
, .line
, .scl
,
.size
, .tag
, and .weak
can generate auxiliary symbol
table information for COFF.
Previous: Symbol Attributes for COFF, Up: Symbol Attributes [Contents][Index]
The SOM format for the HPPA supports a multitude of symbol attributes set with
the .EXPORT
and .IMPORT
directives.
The attributes are described in HP9000 Series 800 Assembly
Language Reference Manual (HP 92432-90001) under the IMPORT
and
EXPORT
assembler directive documentation.
Next: Assembler Directives, Previous: Symbols, Up: Using as [Contents][Index]
An expression specifies an address or numeric value. Whitespace may precede and/or follow an expression.
The result of an expression must be an absolute number, or else an offset into
a particular section. If an expression is not absolute, and there is not
enough information when as
sees the expression to know its
section, a second pass over the source program might be necessary to interpret
the expression—but the second pass is currently not implemented.
as
aborts with an error message in this situation.
Next: Integer Expressions, Up: Expressions [Contents][Index]
An empty expression has no value: it is just whitespace or null.
Wherever an absolute expression is required, you may omit the
expression, and as
assumes a value of (absolute) 0. This
is compatible with other assemblers.
Previous: Empty Expressions, Up: Expressions [Contents][Index]
An integer expression is one or more arguments delimited by operators.
Next: Operators, Up: Integer Expressions [Contents][Index]
Arguments are symbols, numbers or subexpressions. In other contexts arguments are sometimes called “arithmetic operands”. In this manual, to avoid confusing them with the “instruction operands” of the machine language, we use the term “argument” to refer to parts of expressions only, reserving the word “operand” to refer only to machine instruction operands.
Symbols are evaluated to yield {section NNN} where section is one of text, data, bss, absolute, or undefined. NNN is a signed, 2’s complement 32 bit integer.
Numbers are usually integers.
A number can be a flonum or bignum. In this case, you are warned
that only the low order 32 bits are used, and as
pretends
these 32 bits are an integer. You may write integer-manipulating
instructions that act on exotic constants, compatible with other
assemblers.
Subexpressions are a left parenthesis ‘(’ followed by an integer expression, followed by a right parenthesis ‘)’; or a prefix operator followed by an argument.
Next: Prefix Operator, Previous: Arguments, Up: Integer Expressions [Contents][Index]
Operators are arithmetic functions, like +
or %
. Prefix
operators are followed by an argument. Infix operators appear
between their arguments. Operators may be preceded and/or followed by
whitespace.
Next: Infix Operators, Previous: Operators, Up: Integer Expressions [Contents][Index]
as
has the following prefix operators. They each take
one argument, which must be absolute.
-
Negation. Two’s complement negation.
~
Complementation. Bitwise not.
Previous: Prefix Operator, Up: Integer Expressions [Contents][Index]
Infix operators take two arguments, one on either side. Operators
have precedence, but operations with equal precedence are performed left
to right. Apart from +
or -, both arguments must be
absolute, and the result is absolute.
*
Multiplication.
/
Division. Truncation is the same as the C operator ‘/’
%
Remainder.
<<
Shift Left. Same as the C operator ‘<<’.
>>
Shift Right. Same as the C operator ‘>>’.
|
Bitwise Inclusive Or.
&
Bitwise And.
^
Bitwise Exclusive Or.
!
Bitwise Or Not.
+
Addition. If either argument is absolute, the result has the section of the other argument. You may not add together arguments from different sections.
-
Subtraction. If the right argument is absolute, the result has the section of the left argument. If both arguments are in the same section, the result is absolute. You may not subtract arguments from different sections.
==
Is Equal To
<>
!=
Is Not Equal To
<
Is Less Than
>
Is Greater Than
>=
Is Greater Than Or Equal To
<=
Is Less Than Or Equal To
The comparison operators can be used as infix operators. A true result has a value of -1 whereas a false result has a value of 0. Note, these operators perform signed comparisons.
&&
Logical And.
||
Logical Or.
These two logical operations can be used to combine the results of sub expressions. Note, unlike the comparison operators a true result returns a value of 1 but a false result does still return 0. Also note that the logical or operator has a slightly lower precedence than logical and.
In short, it’s only meaningful to add or subtract the offsets in an address; you can only have a defined section in one of the two arguments.
Next: Object Attributes, Previous: Expressions, Up: Using as [Contents][Index]
All assembler directives have names that begin with a period (‘.’). The names are case insensitive for most targets, and usually written in lower case.
This chapter discusses directives that are available regardless of the target machine configuration for the GNU assembler. Some machine configurations provide additional directives. See Machine Dependent Features.
.abort
.ABORT
(COFF).align [abs-expr[, abs-expr[, abs-expr]]]
.altmacro
.ascii "string"
….asciz "string"
….attach_to_group name
.balign[wl] [abs-expr[, abs-expr[, abs-expr]]]
.bss subsection
.byte expressions
.comm symbol , length
.data subsection
.dc[size] expressions
.dcb[size] number [,fill]
.ds[size] number [,fill]
.def name
.desc symbol, abs-expression
.dim
.double flonums
.eject
.else
.elseif
.end
.endef
.endfunc
.endif
.equ symbol, expression
.equiv symbol, expression
.eqv symbol, expression
.err
.error "string"
.exitm
.extern
.fail expression
.file
.fill repeat , size , value
.float flonums
.func name[,label]
.global symbol
, .globl symbol
.gnu_attribute tag,value
.hidden names
.hword expressions
.ident
.if absolute expression
.incbin "file"[,skip[,count]]
.include "file"
.int expressions
.internal names
.irp symbol,values
….irpc symbol,values
….lcomm symbol , length
.lflags
.line line-number
.linkonce [type]
.list
.ln line-number
.loc fileno lineno [column] [options]
.loc_mark_labels enable
.local names
.long expressions
.macro
.mri val
.noaltmacro
.nolist
.nop [size]
.nops size[, control]
.octa bignums
.offset loc
.org new-lc , fill
.p2align[wl] [abs-expr[, abs-expr[, abs-expr]]]
.popsection
.previous
.print string
.protected names
.psize lines , columns
.purgem name
.pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
.quad bignums
.reloc offset, reloc_name[, expression]
.rept count
.sbttl "subheading"
.scl class
.section name
.set symbol, expression
.short expressions
.single flonums
.size
.skip size [,fill]
.sleb128 expressions
.space size [,fill]
.stabd, .stabn, .stabs
.string
"str", .string8
"str", .string16
.struct expression
.subsection name
.symver
.tag structname
.text subsection
.title "heading"
.tls_common symbol, length[, alignment]
.type
.uleb128 expressions
.val addr
.version "string"
.vtable_entry table, offset
.vtable_inherit child, parent
.warning "string"
.weak names
.weakref alias, target
.word expressions
.zero size
.2byte expression [, expression]*
.4byte expression [, expression]*
.8byte expression [, expression]*
Next: .ABORT
(COFF), Up: Assembler Directives [Contents][Index]
.abort
This directive stops the assembly immediately. It is for
compatibility with other assemblers. The original idea was that the
assembly language source would be piped into the assembler. If the sender
of the source quit, it could use this directive tells as
to
quit also. One day .abort
will not be supported.
Next: .align [abs-expr[, abs-expr[, abs-expr]]]
, Previous: .abort
, Up: Assembler Directives [Contents][Index]
.ABORT
(COFF)When producing COFF output, as
accepts this directive as a
synonym for ‘.abort’.
Next: .altmacro
, Previous: .ABORT
(COFF), Up: Assembler Directives [Contents][Index]
.align [abs-expr[, abs-expr[, abs-expr]]]
Pad the location counter (in the current subsection) to a particular storage boundary. The first expression (which must be absolute) is the alignment required, as described below. If this expression is omitted then a default value of 0 is used, effectively disabling alignment requirements.
The second expression (also absolute) gives the fill value to be stored in the padding bytes. It (and the comma) may be omitted. If it is omitted, the padding bytes are normally zero. However, on most systems, if the section is marked as containing code and the fill value is omitted, the space is filled with no-op instructions.
The third expression is also absolute, and is also optional. If it is present, it is the maximum number of bytes that should be skipped by this alignment directive. If doing the alignment would require skipping more bytes than the specified maximum, then the alignment is not done at all. You can omit the fill value (the second argument) entirely by simply using two commas after the required alignment; this can be useful if you want the alignment to be filled with no-op instructions when appropriate.
The way the required alignment is specified varies from system to system. For the arc, hppa, i386 using ELF, iq2000, m68k, or1k, s390, sparc, tic4x and xtensa, the first expression is the alignment request in bytes. For example ‘.align 8’ advances the location counter until it is a multiple of 8. If the location counter is already a multiple of 8, no change is needed. For the tic54x, the first expression is the alignment request in words.
For other systems, including ppc, i386 using a.out format, arm and strongarm, it is the number of low-order zero bits the location counter must have after advancement. For example ‘.align 3’ advances the location counter until it is a multiple of 8. If the location counter is already a multiple of 8, no change is needed.
This inconsistency is due to the different behaviors of the various
native assemblers for these systems which GAS must emulate.
GAS also provides .balign
and .p2align
directives,
described later, which have a consistent behavior across all
architectures (but are specific to GAS).
Next: .ascii "string"
…, Previous: .align [abs-expr[, abs-expr[, abs-expr]]]
, Up: Assembler Directives [Contents][Index]
.altmacro
Enable alternate macro mode, enabling:
LOCAL name [ , … ]
¶One additional directive, LOCAL
, is available. It is used to
generate a string replacement for each of the name arguments, and
replace any instances of name in each macro expansion. The
replacement string is unique in the assembly, and different for each
separate macro expansion. LOCAL
allows you to write macros that
define symbols, without fear of conflict between separate macro expansions.
String delimiters
¶You can write strings delimited in these other ways besides
"string"
:
'string'
You can delimit strings with single-quote characters.
<string>
You can delimit strings with matching angle brackets.
single-character string escape
¶To include any single character literally in a string (even if the character would otherwise have some special meaning), you can prefix the character with ‘!’ (an exclamation mark). For example, you can write ‘<4.3 !> 5.4!!>’ to get the literal text ‘4.3 > 5.4!’.
Expression results as strings
¶You can write ‘%expr’ to evaluate the expression expr and use the result as a string.
Next: .asciz "string"
…, Previous: .altmacro
, Up: Assembler Directives [Contents][Index]
.ascii "string"
….ascii
expects zero or more string literals (see Strings)
separated by commas. It assembles each string (with no automatic
trailing zero byte) into consecutive addresses.
Next: .attach_to_group name
, Previous: .ascii "string"
…, Up: Assembler Directives [Contents][Index]
.asciz "string"
….asciz
is just like .ascii
, but each string is followed by
a zero byte. The “z” in ‘.asciz’ stands for “zero”. Note that
multiple string arguments not separated by commas will be concatenated
together and only one final zero byte will be stored.
Next: .balign[wl] [abs-expr[, abs-expr[, abs-expr]]]
, Previous: .asciz "string"
…, Up: Assembler Directives [Contents][Index]
.attach_to_group name
Attaches the current section to the named group. This is like declaring
the section with the G
attribute, but can be done after the section
has been created. Note if the group section does not exist at the point that
this directive is used then it will be created.
Next: .bss subsection
, Previous: .attach_to_group name
, Up: Assembler Directives [Contents][Index]
.balign[wl] [abs-expr[, abs-expr[, abs-expr]]]
Pad the location counter (in the current subsection) to a particular storage boundary. The first expression (which must be absolute) is the alignment request in bytes. For example ‘.balign 8’ advances the location counter until it is a multiple of 8. If the location counter is already a multiple of 8, no change is needed. If the expression is omitted then a default value of 0 is used, effectively disabling alignment requirements.
The second expression (also absolute) gives the fill value to be stored in the padding bytes. It (and the comma) may be omitted. If it is omitted, the padding bytes are normally zero. However, on most systems, if the section is marked as containing code and the fill value is omitted, the space is filled with no-op instructions.
The third expression is also absolute, and is also optional. If it is present, it is the maximum number of bytes that should be skipped by this alignment directive. If doing the alignment would require skipping more bytes than the specified maximum, then the alignment is not done at all. You can omit the fill value (the second argument) entirely by simply using two commas after the required alignment; this can be useful if you want the alignment to be filled with no-op instructions when appropriate.
The .balignw
and .balignl
directives are variants of the
.balign
directive. The .balignw
directive treats the fill
pattern as a two byte word value. The .balignl
directives treats the
fill pattern as a four byte longword value. For example, .balignw
4,0x368d
will align to a multiple of 4. If it skips two bytes, they will be
filled in with the value 0x368d (the exact placement of the bytes depends upon
the endianness of the processor). If it skips 1 or 3 bytes, the fill value is
undefined.
Next: Bundle directives, Previous: .balign[wl] [abs-expr[, abs-expr[, abs-expr]]]
, Up: Assembler Directives [Contents][Index]
.bss subsection
.bss
tells as
to assemble the following statements
onto the end of the bss section.
For ELF based targets an optional subsection expression (which must
evaluate to a positive integer) can be provided. In this case the statements
are appended to the end of the indicated bss subsection.
Next: .byte expressions
, Previous: .bss subsection
, Up: Assembler Directives [Contents][Index]
.bundle_align_mode abs-expr
.bundle_align_mode
enables or disables aligned instruction
bundle mode. In this mode, sequences of adjacent instructions are grouped
into fixed-sized bundles. If the argument is zero, this mode is
disabled (which is the default state). If the argument it not zero, it
gives the size of an instruction bundle as a power of two (as for the
.p2align
directive, see .p2align[wl] [abs-expr[, abs-expr[, abs-expr]]]
).
For some targets, it’s an ABI requirement that no instruction may span a
certain aligned boundary. A bundle is simply a sequence of
instructions that starts on an aligned boundary. For example, if
abs-expr is 5
then the bundle size is 32, so each aligned
chunk of 32 bytes is a bundle. When aligned instruction bundle mode is in
effect, no single instruction may span a boundary between bundles. If an
instruction would start too close to the end of a bundle for the length of
that particular instruction to fit within the bundle, then the space at the
end of that bundle is filled with no-op instructions so the instruction
starts in the next bundle. As a corollary, it’s an error if any single
instruction’s encoding is longer than the bundle size.
.bundle_lock
and .bundle_unlock
The .bundle_lock
and directive .bundle_unlock
directives
allow explicit control over instruction bundle padding. These directives
are only valid when .bundle_align_mode
has been used to enable
aligned instruction bundle mode. It’s an error if they appear when
.bundle_align_mode
has not been used at all, or when the last
directive was .bundle_align_mode 0
.
For some targets, it’s an ABI requirement that certain instructions may
appear only as part of specified permissible sequences of multiple
instructions, all within the same bundle. A pair of .bundle_lock
and .bundle_unlock
directives define a bundle-locked
instruction sequence. For purposes of aligned instruction bundle mode, a
sequence starting with .bundle_lock
and ending with
.bundle_unlock
is treated as a single instruction. That is, the
entire sequence must fit into a single bundle and may not span a bundle
boundary. If necessary, no-op instructions will be inserted before the
first instruction of the sequence so that the whole sequence starts on an
aligned bundle boundary. It’s an error if the sequence is longer than the
bundle size.
For convenience when using .bundle_lock
and .bundle_unlock
inside assembler macros (see .macro
), bundle-locked sequences may be
nested. That is, a second .bundle_lock
directive before the next
.bundle_unlock
directive has no effect except that it must be
matched by another closing .bundle_unlock
so that there is the
same number of .bundle_lock
and .bundle_unlock
directives.
Next: CFI directives, Previous: Bundle directives, Up: Assembler Directives [Contents][Index]
.byte expressions
.byte
expects zero or more expressions, separated by commas.
Each expression is assembled into the next byte.
Note - this directive is not intended for encoding instructions, and it will
not trigger effects like DWARF line number generation. Instead some targets
support special directives for encoding arbitrary binary sequences as
instructions such as .insn
or .inst
.
Next: .comm symbol , length
, Previous: .byte expressions
, Up: Assembler Directives [Contents][Index]
.cfi_sections section_list
.cfi_startproc [simple]
.cfi_endproc
.cfi_personality encoding [, exp]
.cfi_personality_id id
.cfi_fde_data [opcode1 [, …]]
.cfi_lsda encoding [, exp]
.cfi_inline_lsda
[align].cfi_def_cfa register, offset
.cfi_def_cfa_register register
.cfi_def_cfa_offset offset
.cfi_adjust_cfa_offset offset
.cfi_offset register, offset
.cfi_val_offset register, offset
.cfi_rel_offset register, offset
.cfi_register register1, register2
.cfi_restore register
.cfi_undefined register
.cfi_same_value register
.cfi_remember_state
and .cfi_restore_state
.cfi_return_column register
.cfi_signal_frame
.cfi_window_save
.cfi_escape
expression[, …].cfi_val_encoded_addr register, encoding, label
.cfi_sections section_list
.cfi_sections
may be used to specify whether CFI directives
should emit .eh_frame
section, .debug_frame
section and/or
.sframe
section. If section_list contains .eh_frame
,
.eh_frame
is emitted, if section_list contains
.debug_frame
, .debug_frame
is emitted, and finally, if
section_list contains .sframe
, .sframe
is emitted.
To emit multiple sections, specify them together in a list. For example, to
emit both .eh_frame
and .debug_frame
, use
.eh_frame, .debug_frame
. The default if this directive is not used
is .cfi_sections .eh_frame
.
On targets that support compact unwinding tables these can be generated
by specifying .eh_frame_entry
instead of .eh_frame
.
Some targets may support an additional name, such as .c6xabi.exidx
which is used by the target.
The .cfi_sections
directive can be repeated, with the same or different
arguments, provided that CFI generation has not yet started. Once CFI
generation has started however the section list is fixed and any attempts to
redefine it will result in an error.
.cfi_startproc [simple]
.cfi_startproc
is used at the beginning of each function that
should have an entry in .eh_frame
. It initializes some internal
data structures. Don’t forget to close the function by
.cfi_endproc
.
Unless .cfi_startproc
is used along with parameter simple
it also emits some architecture dependent initial CFI instructions.
.cfi_endproc
.cfi_endproc
is used at the end of a function where it closes its
unwind entry previously opened by
.cfi_startproc
, and emits it to .eh_frame
.
.cfi_personality encoding [, exp]
.cfi_personality
defines personality routine and its encoding.
encoding must be a constant determining how the personality
should be encoded. If it is 255 (DW_EH_PE_omit
), second
argument is not present, otherwise second argument should be
a constant or a symbol name. When using indirect encodings,
the symbol provided should be the location where personality
can be loaded from, not the personality routine itself.
The default after .cfi_startproc
is .cfi_personality 0xff
,
no personality routine.
.cfi_personality_id id
cfi_personality_id
defines a personality routine by its index as
defined in a compact unwinding format.
Only valid when generating compact EH frames (i.e.
with .cfi_sections eh_frame_entry
.
.cfi_fde_data [opcode1 [, …]]
cfi_fde_data
is used to describe the compact unwind opcodes to be
used for the current function. These are emitted inline in the
.eh_frame_entry
section if small enough and there is no LSDA, or
in the .gnu.extab
section otherwise.
Only valid when generating compact EH frames (i.e.
with .cfi_sections eh_frame_entry
.
.cfi_lsda encoding [, exp]
.cfi_lsda
defines LSDA and its encoding.
encoding must be a constant determining how the LSDA
should be encoded. If it is 255 (DW_EH_PE_omit
), the second
argument is not present, otherwise the second argument should be a constant
or a symbol name. The default after .cfi_startproc
is .cfi_lsda 0xff
,
meaning that no LSDA is present.
.cfi_inline_lsda
[align].cfi_inline_lsda
marks the start of a LSDA data section and
switches to the corresponding .gnu.extab
section.
Must be preceded by a CFI block containing a .cfi_lsda
directive.
Only valid when generating compact EH frames (i.e.
with .cfi_sections eh_frame_entry
.
The table header and unwinding opcodes will be generated at this point,
so that they are immediately followed by the LSDA data. The symbol
referenced by the .cfi_lsda
directive should still be defined
in case a fallback FDE based encoding is used. The LSDA data is terminated
by a section directive.
The optional align argument specifies the alignment required.
The alignment is specified as a power of two, as with the
.p2align
directive.
.cfi_def_cfa register, offset
.cfi_def_cfa
defines a rule for computing CFA as: take
address from register and add offset to it.
.cfi_def_cfa_register register
.cfi_def_cfa_register
modifies a rule for computing CFA. From
now on register will be used instead of the old one. Offset
remains the same.
.cfi_def_cfa_offset offset
.cfi_def_cfa_offset
modifies a rule for computing CFA. Register
remains the same, but offset is new. Note that it is the
absolute offset that will be added to a defined register to compute
CFA address.
.cfi_adjust_cfa_offset offset
Same as .cfi_def_cfa_offset
but offset is a relative
value that is added/subtracted from the previous offset.
.cfi_offset register, offset
Previous value of register is saved at offset offset from CFA.
.cfi_val_offset register, offset
Previous value of register is CFA + offset.
.cfi_rel_offset register, offset
Previous value of register is saved at offset offset from
the current CFA register. This is transformed to .cfi_offset
using the known displacement of the CFA register from the CFA.
This is often easier to use, because the number will match the
code it’s annotating.
.cfi_register register1, register2
Previous value of register1 is saved in register register2.
.cfi_restore register
.cfi_restore
says that the rule for register is now the
same as it was at the beginning of the function, after all initial
instruction added by .cfi_startproc
were executed.
.cfi_undefined register
From now on the previous value of register can’t be restored anymore.
.cfi_same_value register
Current value of register is the same like in the previous frame, i.e. no restoration needed.
.cfi_remember_state
and .cfi_restore_state
.cfi_remember_state
pushes the set of rules for every register onto an
implicit stack, while .cfi_restore_state
pops them off the stack and
places them in the current row. This is useful for situations where you have
multiple .cfi_*
directives that need to be undone due to the control
flow of the program. For example, we could have something like this (assuming
the CFA is the value of rbp
):
je label popq %rbx .cfi_restore %rbx popq %r12 .cfi_restore %r12 popq %rbp .cfi_restore %rbp .cfi_def_cfa %rsp, 8 ret label: /* Do something else */
Here, we want the .cfi
directives to affect only the rows corresponding
to the instructions before label
. This means we’d have to add multiple
.cfi
directives after label
to recreate the original save
locations of the registers, as well as setting the CFA back to the value of
rbp
. This would be clumsy, and result in a larger binary size. Instead,
we can write:
je label popq %rbx .cfi_remember_state .cfi_restore %rbx popq %r12 .cfi_restore %r12 popq %rbp .cfi_restore %rbp .cfi_def_cfa %rsp, 8 ret label: .cfi_restore_state /* Do something else */
That way, the rules for the instructions after label
will be the same
as before the first .cfi_restore
without having to use multiple
.cfi
directives.
.cfi_return_column register
Change return column register, i.e. the return address is either directly in register or can be accessed by rules for register.
.cfi_signal_frame
Mark current function as signal trampoline.
.cfi_window_save
SPARC register window has been saved.
.cfi_escape
expression[, …]Allows the user to add arbitrary bytes to the unwind info. One might use this to add OS-specific CFI opcodes, or generic CFI opcodes that GAS does not yet support.
.cfi_val_encoded_addr register, encoding, label
The current value of register is label. The value of label
will be encoded in the output file according to encoding; see the
description of .cfi_personality
for details on this encoding.
The usefulness of equating a register to a fixed label is probably limited to the return address register. Here, it can be useful to mark a code segment that has only one return address which is reached by a direct branch and no copy of the return address exists in memory or another register.
Next: .data subsection
, Previous: CFI directives, Up: Assembler Directives [Contents][Index]
.comm symbol , length
.comm
declares a common symbol named symbol. When linking, a
common symbol in one object file may be merged with a defined or common symbol
of the same name in another object file. If ld
does not see a
definition for the symbol–just one or more common symbols–then it will
allocate length bytes of uninitialized memory. length must be an
absolute expression. If ld
sees multiple common symbols with
the same name, and they do not all have the same size, it will allocate space
using the largest size.
When using ELF or (as a GNU extension) PE, the .comm
directive takes
an optional third argument. This is the desired alignment of the symbol,
specified for ELF as a byte boundary (for example, an alignment of 16 means
that the least significant 4 bits of the address should be zero), and for PE
as a power of two (for example, an alignment of 5 means aligned to a 32-byte
boundary). The alignment must be an absolute expression, and it must be a
power of two. If ld
allocates uninitialized memory for the
common symbol, it will use the alignment when placing the symbol. If no
alignment is specified, as
will set the alignment to the
largest power of two less than or equal to the size of the symbol, up to a
maximum of 16 on ELF, or the default section alignment of 4 on PE1.
The syntax for .comm
differs slightly on the HPPA. The syntax is
‘symbol .comm, length’; symbol is optional.
Next: .dc[size] expressions
, Previous: .comm symbol , length
, Up: Assembler Directives [Contents][Index]
.data subsection
.data
tells as
to assemble the following statements onto the
end of the data subsection numbered subsection (which is an
absolute expression). If subsection is omitted, it defaults
to zero.
Next: .dcb[size] number [,fill]
, Previous: .data subsection
, Up: Assembler Directives [Contents][Index]
.dc[size] expressions
The .dc
directive expects zero or more expressions separated by
commas. These expressions are evaluated and their values inserted into the
current section. The size of the emitted value depends upon the suffix to the
.dc
directive:
‘.a’
Emits N-bit values, where N is the size of an address on the target system.
‘.b’
Emits 8-bit values.
‘.d’
Emits double precision floating-point values.
‘.l’
Emits 32-bit values.
‘.s’
Emits single precision floating-point values.
‘.w’
Emits 16-bit values.
Note - this is true even on targets where the .word
directive would emit
32-bit values.
‘.x’
Emits long double precision floating-point values.
If no suffix is used then ‘.w’ is assumed.
The byte ordering is target dependent, as is the size and format of floating point values.
Note - these directives are not intended for encoding instructions, and they
will not trigger effects like DWARF line number generation. Instead some
targets support special directives for encoding arbitrary binary sequences as
instructions such as .insn
or .inst
.
Next: .ds[size] number [,fill]
, Previous: .dc[size] expressions
, Up: Assembler Directives [Contents][Index]
.dcb[size] number [,fill]
This directive emits number copies of fill, each of size bytes. Both number and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. The size suffix, if present, must be one of:
‘.b’
Emits single byte values.
‘.d’
Emits double-precision floating point values.
‘.l’
Emits 4-byte values.
‘.s’
Emits single-precision floating point values.
‘.w’
Emits 2-byte values.
‘.x’
Emits long double-precision floating point values.
If the size suffix is omitted then ‘.w’ is assumed.
The byte ordering is target dependent, as is the size and format of floating point values.
Next: .def name
, Previous: .dcb[size] number [,fill]
, Up: Assembler Directives [Contents][Index]
.ds[size] number [,fill]
This directive emits number copies of fill, each of size bytes. Both number and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. The size suffix, if present, must be one of:
‘.b’
Emits single byte values.
‘.d’
Emits 8-byte values.
‘.l’
Emits 4-byte values.
‘.p’
Emits values with size matching packed-decimal floating-point ones.
‘.s’
Emits 4-byte values.
‘.w’
Emits 2-byte values.
‘.x’
Emits values with size matching long double precision floating-point ones.
Note - unlike the .dcb
directive the ‘.d’, ‘.s’ and ‘.x’
suffixes do not indicate that floating-point values are to be inserted.
If the size suffix is omitted then ‘.w’ is assumed.
The byte ordering is target dependent.
Next: .desc symbol, abs-expression
, Previous: .ds[size] number [,fill]
, Up: Assembler Directives [Contents][Index]
.def name
Begin defining debugging information for a symbol name; the
definition extends until the .endef
directive is encountered.
Next: .dim
, Previous: .def name
, Up: Assembler Directives [Contents][Index]
.desc symbol, abs-expression
This directive sets the descriptor of the symbol (see Symbol Attributes) to the low 16 bits of an absolute expression.
The ‘.desc’ directive is not available when as
is
configured for COFF output; it is only for a.out
or b.out
object format. For the sake of compatibility, as
accepts
it, but produces no output, when configured for COFF.
Next: .double flonums
, Previous: .desc symbol, abs-expression
, Up: Assembler Directives [Contents][Index]
.dim
This directive is generated by compilers to include auxiliary debugging
information in the symbol table. It is only permitted inside
.def
/.endef
pairs.
Next: .eject
, Previous: .dim
, Up: Assembler Directives [Contents][Index]
.double flonums
.double
expects zero or more flonums, separated by commas. It
assembles floating point numbers.
The exact kind of floating point numbers emitted depends on how
as
is configured. See Machine Dependent Features.
Next: .else
, Previous: .double flonums
, Up: Assembler Directives [Contents][Index]
.eject
Force a page break at this point, when generating assembly listings.
Next: .elseif
, Previous: .eject
, Up: Assembler Directives [Contents][Index]
.else
.else
is part of the as
support for conditional
assembly; see .if
. It marks the beginning of a section
of code to be assembled if the condition for the preceding .if
was false.
Next: .end
, Previous: .else
, Up: Assembler Directives [Contents][Index]
.elseif
.elseif
is part of the as
support for conditional
assembly; see .if
. It is shorthand for beginning a new
.if
block that would otherwise fill the entire .else
section.
Next: .endef
, Previous: .elseif
, Up: Assembler Directives [Contents][Index]
.end
.end
marks the end of the assembly file. as
does not
process anything in the file past the .end
directive.
Next: .endfunc
, Previous: .end
, Up: Assembler Directives [Contents][Index]
.endef
This directive flags the end of a symbol definition begun with
.def
.
Next: .endif
, Previous: .endef
, Up: Assembler Directives [Contents][Index]
.endfunc
.endfunc
marks the end of a function specified with .func
.
Next: .equ symbol, expression
, Previous: .endfunc
, Up: Assembler Directives [Contents][Index]
.endif
.endif
is part of the as
support for conditional assembly;
it marks the end of a block of code that is only assembled
conditionally. See .if
.
Next: .equiv symbol, expression
, Previous: .endif
, Up: Assembler Directives [Contents][Index]
.equ symbol, expression
This directive sets the value of symbol to expression.
It is synonymous with ‘.set’; see .set
.
The syntax for equ
on the HPPA is
‘symbol .equ expression’.
The syntax for equ
on the Z80 is
‘symbol equ expression’.
On the Z80 it is an error if symbol is already defined,
but the symbol is not protected from later redefinition.
Compare .equiv symbol, expression
.
Next: .eqv symbol, expression
, Previous: .equ symbol, expression
, Up: Assembler Directives [Contents][Index]
.equiv symbol, expression
The .equiv
directive is like .equ
and .set
, except that
the assembler will signal an error if symbol is already defined. Note a
symbol which has been referenced but not actually defined is considered to be
undefined.
Except for the contents of the error message, this is roughly equivalent to
.ifdef SYM .err .endif .equ SYM,VAL
plus it protects the symbol from later redefinition.
Next: .err
, Previous: .equiv symbol, expression
, Up: Assembler Directives [Contents][Index]
.eqv symbol, expression
The .eqv
directive is like .equiv
, but no attempt is made to
evaluate the expression or any part of it immediately. Instead each time
the resulting symbol is used in an expression, a snapshot of its current
value is taken.
Next: .error "string"
, Previous: .eqv symbol, expression
, Up: Assembler Directives [Contents][Index]
.err
If as
assembles a .err
directive, it will print an error
message and, unless the -Z option was used, it will not generate an
object file. This can be used to signal an error in conditionally compiled code.
Next: .exitm
, Previous: .err
, Up: Assembler Directives [Contents][Index]
.error "string"
Similarly to .err
, this directive emits an error, but you can specify a
string that will be emitted as the error message. If you don’t specify the
message, it defaults to ".error directive invoked in source file"
.
See Error and Warning Messages.
.error "This code has not been assembled and tested."
Next: .extern
, Previous: .error "string"
, Up: Assembler Directives [Contents][Index]
.exitm
Exit early from the current macro definition. See .macro
.
Next: .fail expression
, Previous: .exitm
, Up: Assembler Directives [Contents][Index]
.extern
.extern
is accepted in the source program—for compatibility
with other assemblers—but it is ignored. as
treats
all undefined symbols as external.
Next: .file
, Previous: .extern
, Up: Assembler Directives [Contents][Index]
.fail expression
Generates an error or a warning. If the value of the expression is 500
or more, as
will print a warning message. If the value is less
than 500, as
will print an error message. The message will
include the value of expression. This can occasionally be useful inside
complex nested macros or conditional assembly.
Next: .fill repeat , size , value
, Previous: .fail expression
, Up: Assembler Directives [Contents][Index]
.file
There are two different versions of the .file
directive. Targets
that support DWARF2 line number information use the DWARF2 version of
.file
. Other targets use the default version.
This version of the .file
directive tells as
that we
are about to start a new logical file. The syntax is:
.file string
string is the new file name. In general, the filename is
recognized whether or not it is surrounded by quotes ‘"’; but if you wish
to specify an empty file name, you must give the quotes–""
. This
statement may go away in future: it is only recognized to be compatible with
old as
programs.
When emitting DWARF2 line number information, .file
assigns filenames
to the .debug_line
file name table. The syntax is:
.file fileno filename
The fileno operand should be a unique positive integer to use as the index of the entry in the table. The filename operand is a C string literal enclosed in double quotes. The filename can include directory elements. If it does, then the directory will be added to the directory table and the basename will be added to the file table.
The detail of filename indices is exposed to the user because the filename
table is shared with the .debug_info
section of the DWARF2 debugging
information, and thus the user must know the exact indices that table
entries will have.
If DWARF5 support has been enabled via the -gdwarf-5 option then
an extended version of .file
is also allowed:
.file fileno [dirname] filename [md5 value]
With this version a separate directory name is allowed, although if this is used then filename should not contain any directory component, except for fileno equal to 0: in this case, dirname is expected to be the current directory and filename the currently processed file, and the latter need not be located in the former. In addtion an MD5 hash value of the contents of filename can be provided. This will be stored in the the file table as well, and can be used by tools reading the debug information to verify that the contents of the source file match the contents of the compiled file.
Next: .float flonums
, Previous: .file
, Up: Assembler Directives [Contents][Index]
.fill repeat , size , value
repeat, size and value are absolute expressions.
This emits repeat copies of size bytes. Repeat
may be zero or more. Size may be zero or more, but if it is
more than 8, then it is deemed to have the value 8, compatible with
other people’s assemblers. The contents of each repeat bytes
is taken from an 8-byte number. The highest order 4 bytes are
zero. The lowest order 4 bytes are value rendered in the
byte-order of an integer on the computer as
is assembling for.
Each size bytes in a repetition is taken from the lowest order
size bytes of this number. Again, this bizarre behavior is
compatible with other people’s assemblers.
size and value are optional. If the second comma and value are absent, value is assumed zero. If the first comma and following tokens are absent, size is assumed to be 1.
Next: .func name[,label]
, Previous: .fill repeat , size , value
, Up: Assembler Directives [Contents][Index]
.float flonums
This directive assembles zero or more flonums, separated by commas. It
has the same effect as .single
.
The exact kind of floating point numbers emitted depends on how
as
is configured.
See Machine Dependent Features.
Next: .global symbol
, .globl symbol
, Previous: .float flonums
, Up: Assembler Directives [Contents][Index]
.func name[,label]
.func
emits debugging information to denote function name, and
is ignored unless the file is assembled with debugging enabled.
Only ‘--gstabs[+]’ is currently supported.
label is the entry point of the function and if omitted name
prepended with the ‘leading char’ is used.
‘leading char’ is usually _
or nothing, depending on the target.
All functions are currently defined to have void
return type.
The function must be terminated with .endfunc
.
Next: .gnu_attribute tag,value
, Previous: .func name[,label]
, Up: Assembler Directives [Contents][Index]
.global symbol
, .globl symbol
.global
makes the symbol visible to ld
. If you define
symbol in your partial program, its value is made available to
other partial programs that are linked with it. Otherwise,
symbol takes its attributes from a symbol of the same name
from another file linked into the same program.
Both spellings (‘.globl’ and ‘.global’) are accepted, for compatibility with other assemblers.
On the HPPA, .global
is not always enough to make it accessible to other
partial programs. You may need the HPPA-only .EXPORT
directive as well.
See HPPA Assembler Directives.
Next: .hidden names
, Previous: .global symbol
, .globl symbol
, Up: Assembler Directives [Contents][Index]
.gnu_attribute tag,value
Record a GNU object attribute for this file. See Object Attributes.
Next: .hword expressions
, Previous: .gnu_attribute tag,value
, Up: Assembler Directives [Contents][Index]
.hidden names
This is one of the ELF visibility directives. The other two are
.internal
(see .internal
) and
.protected
(see .protected
).
This directive overrides the named symbols default visibility (which is set by
their binding: local, global or weak). The directive sets the visibility to
hidden
which means that the symbols are not visible to other components.
Such symbols are always considered to be protected
as well.
Next: .ident
, Previous: .hidden names
, Up: Assembler Directives [Contents][Index]
.hword expressions
This expects zero or more expressions, and emits a 16 bit number for each.
This directive is a synonym for ‘.short’; depending on the target architecture, it may also be a synonym for ‘.word’.
Next: .if absolute expression
, Previous: .hword expressions
, Up: Assembler Directives [Contents][Index]
.ident
This directive is used by some assemblers to place tags in object files. The
behavior of this directive varies depending on the target. When using the
a.out object file format, as
simply accepts the directive for
source-file compatibility with existing assemblers, but does not emit anything
for it. When using COFF, comments are emitted to the .comment
or
.rdata
section, depending on the target. When using ELF, comments are
emitted to the .comment
section.
Next: .incbin "file"[,skip[,count]]
, Previous: .ident
, Up: Assembler Directives [Contents][Index]
.if absolute expression
.if
marks the beginning of a section of code which is only
considered part of the source program being assembled if the argument
(which must be an absolute expression) is non-zero. The end of
the conditional section of code must be marked by .endif
(see .endif
); optionally, you may include code for the
alternative condition, flagged by .else
(see .else
).
If you have several conditions to check, .elseif
may be used to avoid
nesting blocks if/else within each subsequent .else
block.
The following variants of .if
are also supported:
.ifdef symbol
Assembles the following section of code if the specified symbol has been defined. Note a symbol which has been referenced but not yet defined is considered to be undefined.
.ifb text
Assembles the following section of code if the operand is blank (empty).
.ifc string1,string2
Assembles the following section of code if the two strings are the same. The strings may be optionally quoted with single quotes. If they are not quoted, the first string stops at the first comma, and the second string stops at the end of the line. Strings which contain whitespace should be quoted. The string comparison is case sensitive.
.ifeq absolute expression
Assembles the following section of code if the argument is zero.
.ifeqs string1,string2
Another form of .ifc
. The strings must be quoted using double quotes.
.ifge absolute expression
Assembles the following section of code if the argument is greater than or equal to zero.
.ifgt absolute expression
Assembles the following section of code if the argument is greater than zero.
.ifle absolute expression
Assembles the following section of code if the argument is less than or equal to zero.
.iflt absolute expression
Assembles the following section of code if the argument is less than zero.
.ifnb text
Like .ifb
, but the sense of the test is reversed: this assembles the
following section of code if the operand is non-blank (non-empty).
.ifnc string1,string2.
Like .ifc
, but the sense of the test is reversed: this assembles the
following section of code if the two strings are not the same.
.ifndef symbol
.ifnotdef symbol
Assembles the following section of code if the specified symbol has not been defined. Both spelling variants are equivalent. Note a symbol which has been referenced but not yet defined is considered to be undefined.
.ifne absolute expression
Assembles the following section of code if the argument is not equal to zero
(in other words, this is equivalent to .if
).
.ifnes string1,string2
Like .ifeqs
, but the sense of the test is reversed: this assembles the
following section of code if the two strings are not the same.
Next: .include "file"
, Previous: .if absolute expression
, Up: Assembler Directives [Contents][Index]
.incbin "file"[,skip[,count]]
The incbin
directive includes file verbatim at the current
location. You can control the search paths used with the ‘-I’ command-line
option (see Command-Line Options). Quotation marks are required
around file.
The skip argument skips a number of bytes from the start of the
file. The count argument indicates the maximum number of bytes to
read. Note that the data is not aligned in any way, so it is the user’s
responsibility to make sure that proper alignment is provided both before and
after the incbin
directive.
Next: .int expressions
, Previous: .incbin "file"[,skip[,count]]
, Up: Assembler Directives [Contents][Index]
.include "file"
This directive provides a way to include supporting files at specified
points in your source program. The code from file is assembled as
if it followed the point of the .include
; when the end of the
included file is reached, assembly of the original file continues. You
can control the search paths used with the ‘-I’ command-line option
(see Command-Line Options). Quotation marks are required
around file.
Next: .internal names
, Previous: .include "file"
, Up: Assembler Directives [Contents][Index]
.int expressions
Expect zero or more expressions, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order and bit size of the number depends on what kind of target the assembly is for.
Note - this directive is not intended for encoding instructions, and it will
not trigger effects like DWARF line number generation. Instead some targets
support special directives for encoding arbitrary binary sequences as
instructions such as eg .insn
or .inst
.
Next: .irp symbol,values
…, Previous: .int expressions
, Up: Assembler Directives [Contents][Index]
.internal names
This is one of the ELF visibility directives. The other two are
.hidden
(see .hidden
) and
.protected
(see .protected
).
This directive overrides the named symbols default visibility (which is set by
their binding: local, global or weak). The directive sets the visibility to
internal
which means that the symbols are considered to be hidden
(i.e., not visible to other components), and that some extra, processor specific
processing must also be performed upon the symbols as well.
Next: .irpc symbol,values
…, Previous: .internal names
, Up: Assembler Directives [Contents][Index]
.irp symbol,values
…Evaluate a sequence of statements assigning different values to symbol.
The sequence of statements starts at the .irp
directive, and is
terminated by an .endr
directive. For each value, symbol is
set to value, and the sequence of statements is assembled. If no
value is listed, the sequence of statements is assembled once, with
symbol set to the null string. To refer to symbol within the
sequence of statements, use \symbol.
For example, assembling
.irp param,1,2,3 move d\param,sp@- .endr
is equivalent to assembling
move d1,sp@- move d2,sp@- move d3,sp@-
For some caveats with the spelling of symbol, see also .macro
.
Next: .lcomm symbol , length
, Previous: .irp symbol,values
…, Up: Assembler Directives [Contents][Index]
.irpc symbol,values
…Evaluate a sequence of statements assigning different values to symbol.
The sequence of statements starts at the .irpc
directive, and is
terminated by an .endr
directive. For each character in value,
symbol is set to the character, and the sequence of statements is
assembled. If no value is listed, the sequence of statements is
assembled once, with symbol set to the null string. To refer to
symbol within the sequence of statements, use \symbol.
For example, assembling
.irpc param,123 move d\param,sp@- .endr
is equivalent to assembling
move d1,sp@- move d2,sp@- move d3,sp@-
For some caveats with the spelling of symbol, see also the discussion
at See .macro
.
Next: .lflags
, Previous: .irpc symbol,values
…, Up: Assembler Directives [Contents][Index]
.lcomm symbol , length
Reserve length (an absolute expression) bytes for a local common
denoted by symbol. The section and value of symbol are
those of the new local common. The addresses are allocated in the bss
section, so that at run-time the bytes start off zeroed. Symbol
is not declared global (see .global
), so is normally
not visible to ld
.
Some targets permit a third argument to be used with .lcomm
. This
argument specifies the desired alignment of the symbol in the bss section.
The syntax for .lcomm
differs slightly on the HPPA. The syntax is
‘symbol .lcomm, length’; symbol is optional.
Next: .line line-number
, Previous: .lcomm symbol , length
, Up: Assembler Directives [Contents][Index]
.lflags
as
accepts this directive, for compatibility with other
assemblers, but ignores it.
Next: .linkonce [type]
, Previous: .lflags
, Up: Assembler Directives [Contents][Index]
.line line-number
Change the logical line number. line-number must be an absolute
expression. The next line has that logical line number. Therefore any other
statements on the current line (after a statement separator character) are
reported as on logical line number line-number - 1. One day
as
will no longer support this directive: it is recognized only
for compatibility with existing assembler programs.
Even though this is a directive associated with the a.out
or
b.out
object-code formats, as
still recognizes it
when producing COFF output, and treats ‘.line’ as though it
were the COFF ‘.ln’ if it is found outside a
.def
/.endef
pair.
Inside a .def
, ‘.line’ is, instead, one of the directives
used by compilers to generate auxiliary symbol information for
debugging.
Next: .list
, Previous: .line line-number
, Up: Assembler Directives [Contents][Index]
.linkonce [type]
Mark the current section so that the linker only includes a single copy of it.
This may be used to include the same section in several different object files,
but ensure that the linker will only include it once in the final output file.
The .linkonce
pseudo-op must be used for each instance of the section.
Duplicate sections are detected based on the section name, so it should be
unique.
This directive is only supported by a few object file formats; as of this writing, the only object file format which supports it is the Portable Executable format used on Windows NT.
The type argument is optional. If specified, it must be one of the following strings. For example:
.linkonce same_size
Not all types may be supported on all object file formats.
discard
Silently discard duplicate sections. This is the default.
one_only
Warn if there are duplicate sections, but still keep only one copy.
same_size
Warn if any of the duplicates have different sizes.
same_contents
Warn if any of the duplicates do not have exactly the same contents.
Next: .ln line-number
, Previous: .linkonce [type]
, Up: Assembler Directives [Contents][Index]
.list
Control (in conjunction with the .nolist
directive) whether or
not assembly listings are generated. These two directives maintain an
internal counter (which is zero initially). .list
increments the
counter, and .nolist
decrements it. Assembly listings are
generated whenever the counter is greater than zero.
By default, listings are disabled. When you enable them (with the ‘-a’ command-line option; see Command-Line Options), the initial value of the listing counter is one.
Next: .loc fileno lineno [column] [options]
, Previous: .list
, Up: Assembler Directives [Contents][Index]
.ln line-number
‘.ln’ is a synonym for ‘.line’.
Next: .loc_mark_labels enable
, Previous: .ln line-number
, Up: Assembler Directives [Contents][Index]
.loc fileno lineno [column] [options]
When emitting DWARF2 line number information,
the .loc
directive will add a row to the .debug_line
line
number matrix corresponding to the immediately following assembly
instruction. The fileno, lineno, and optional column
arguments will be applied to the .debug_line
state machine before
the row is added. It is an error for the input assembly file to generate
a non-empty .debug_line
and also use loc
directives.
The options are a sequence of the following tokens in any order:
basic_block
This option will set the basic_block
register in the
.debug_line
state machine to true
.
prologue_end
This option will set the prologue_end
register in the
.debug_line
state machine to true
.
epilogue_begin
This option will set the epilogue_begin
register in the
.debug_line
state machine to true
.
is_stmt value
This option will set the is_stmt
register in the
.debug_line
state machine to value
, which must be
either 0 or 1.
isa value
This directive will set the isa
register in the .debug_line
state machine to value, which must be an unsigned integer.
discriminator value
This directive will set the discriminator
register in the .debug_line
state machine to value, which must be an unsigned integer.
view value
This option causes a row to be added to .debug_line
in reference to the
current address (which might not be the same as that of the following assembly
instruction), and to associate value with the view
register in the
.debug_line
state machine. If value is a label, both the
view
register and the label are set to the number of prior .loc
directives at the same program location. If value is the literal
0
, the view
register is set to zero, and the assembler asserts
that there aren’t any prior .loc
directives at the same program
location. If value is the literal -0
, the assembler arrange for
the view
register to be reset in this row, even if there are prior
.loc
directives at the same program location.
Next: .local names
, Previous: .loc fileno lineno [column] [options]
, Up: Assembler Directives [Contents][Index]
.loc_mark_labels enable
When emitting DWARF2 line number information,
the .loc_mark_labels
directive makes the assembler emit an entry
to the .debug_line
line number matrix with the basic_block
register in the state machine set whenever a code label is seen.
The enable argument should be either 1 or 0, to enable or disable
this function respectively.
Next: .long expressions
, Previous: .loc_mark_labels enable
, Up: Assembler Directives [Contents][Index]
.local names
This directive, which is available for ELF targets, marks each symbol in
the comma-separated list of names
as a local symbol so that it
will not be externally visible. If the symbols do not already exist,
they will be created.
For targets where the .lcomm
directive (see .lcomm symbol , length
) does not
accept an alignment argument, which is the case for most ELF targets,
the .local
directive can be used in combination with .comm
(see .comm symbol , length
) to define aligned local common data.
Next: .macro
, Previous: .local names
, Up: Assembler Directives [Contents][Index]
.long expressions
.long
is the same as ‘.int’. See .int
.
Next: .mri val
, Previous: .long expressions
, Up: Assembler Directives [Contents][Index]
.macro
The commands .macro
and .endm
allow you to define macros that
generate assembly output. For example, this definition specifies a macro
sum
that puts a sequence of numbers into memory:
.macro sum from=0, to=5 .long \from .if \to-\from sum "(\from+1)",\to .endif .endm
With that definition, ‘SUM 0,5’ is equivalent to this assembly input:
.long 0 .long 1 .long 2 .long 3 .long 4 .long 5
.macro macname
¶.macro macname macargs …
¶Begin the definition of a macro called macname. If your macro
definition requires arguments, specify their names after the macro name,
separated by commas or spaces. You can qualify the macro argument to
indicate whether all invocations must specify a non-blank value (through
‘:req
’), or whether it takes all of the remaining arguments
(through ‘:vararg
’). You can supply a default value for any
macro argument by following the name with ‘=deflt’. You
cannot define two macros with the same macname unless it has been
subject to the .purgem
directive (see .purgem name
) between the two
definitions. For example, these are all valid .macro
statements:
.macro comm
Begin the definition of a macro called comm
, which takes no
arguments.
.macro plus1 p, p1
.macro plus1 p p1
Either statement begins the definition of a macro called plus1
,
which takes two arguments; within the macro definition, write
‘\p’ or ‘\p1’ to evaluate the arguments.
.macro reserve_str p1=0 p2
Begin the definition of a macro called reserve_str
, with two
arguments. The first argument has a default value, but not the second.
After the definition is complete, you can call the macro either as
‘reserve_str a,b’ (with ‘\p1’ evaluating to
a and ‘\p2’ evaluating to b), or as ‘reserve_str
,b’ (with ‘\p1’ evaluating as the default, in this case
‘0’, and ‘\p2’ evaluating to b).
.macro m p1:req, p2=0, p3:vararg
Begin the definition of a macro called m
, with at least three
arguments. The first argument must always have a value specified, but
not the second, which instead has a default value. The third formal
will get assigned all remaining arguments specified at invocation time.
When you call a macro, you can specify the argument values either by position, or by keyword. For example, ‘sum 9,17’ is equivalent to ‘sum to=17, from=9’.
Note that since each of the macargs can be an identifier exactly
as any other one permitted by the target architecture, there may be
occasional problems if the target hand-crafts special meanings to certain
characters when they occur in a special position. For example, if the colon
(:
) is generally permitted to be part of a symbol name, but the
architecture specific code special-cases it when occurring as the final
character of a symbol (to denote a label), then the macro parameter
replacement code will have no way of knowing that and consider the whole
construct (including the colon) an identifier, and check only this
identifier for being the subject to parameter substitution. So for example
this macro definition:
.macro label l \l: .endm
might not work as expected. Invoking ‘label foo’ might not create a label called ‘foo’ but instead just insert the text ‘\l:’ into the assembler source, probably generating an error about an unrecognised identifier.
Similarly problems might occur with the period character (‘.’) which is often allowed inside opcode names (and hence identifier names). So for example constructing a macro to build an opcode from a base name and a length specifier like this:
.macro opcode base length \base.\length .endm
and invoking it as ‘opcode store l’ will not create a ‘store.l’ instruction but instead generate some kind of error as the assembler tries to interpret the text ‘\base.\length’.
There are several possible ways around this problem:
Insert white space
If it is possible to use white space characters then this is the simplest solution. eg:
.macro label l \l : .endm
Use ‘\()’
The string ‘\()’ can be used to separate the end of a macro argument from the following text. eg:
.macro opcode base length \base\().\length .endm
Use the alternate macro syntax mode
In the alternative macro syntax mode the ampersand character (‘&’) can be used as a separator. eg:
.altmacro .macro label l l&: .endm
Note: this problem of correctly identifying string parameters to pseudo ops
also applies to the identifiers used in .irp
(see .irp symbol,values
…)
and .irpc
(see .irpc symbol,values
…) as well.
Another issue can occur with the actual arguments passed during macro
invocation: Multiple arguments can be separated by blanks or commas. To have
arguments actually contain blanks or commas (or potentially other non-alpha-
numeric characters), individual arguments will need to be enclosed in either
parentheses ()
, square brackets []
, or double quote "
characters. The latter may be the only viable option in certain situations,
as only double quotes are actually stripped while establishing arguments. It
may be important to be aware of two escaping models used when processing such
quoted argument strings: For one two adjacent double quotes represent a single
double quote in the resulting argument, going along the lines of the stripping
of the enclosing quotes. But then double quotes can also be escaped by a
backslash \
, but this backslash will not be retained in the resulting
actual argument as then seen / used while expanding the macro.
As a consequence to the first of these escaping mechanisms two string literals
intended to be representing separate macro arguments need to be separated by
white space (or, better yet, by a comma). To state it differently, such
adjacent string literals - even if separated only by a blank - will not be
concatenated when determining macro arguments, even if they’re only separated
by white space. This is unlike certain other pseudo ops, e.g. .ascii
.
.endm
¶Mark the end of a macro definition.
.exitm
¶Exit early from the current macro definition.
\@
¶as
maintains a counter of how many macros it has
executed in this pseudo-variable; you can copy that number to your
output with ‘\@’, but only within a macro definition.
LOCAL name [ , … ]
¶Warning: LOCAL
is only available if you select “alternate
macro syntax” with ‘--alternate’ or .altmacro
.
See .altmacro
.
Next: .noaltmacro
, Previous: .macro
, Up: Assembler Directives [Contents][Index]
.mri val
If val is non-zero, this tells as
to enter MRI mode. If
val is zero, this tells as
to exit MRI mode. This change
affects code assembled until the next .mri
directive, or until the end
of the file. See MRI mode.
Next: .nolist
, Previous: .mri val
, Up: Assembler Directives [Contents][Index]
.noaltmacro
Disable alternate macro mode. See .altmacro
.
Next: .nop [size]
, Previous: .noaltmacro
, Up: Assembler Directives [Contents][Index]
.nolist
Control (in conjunction with the .list
directive) whether or
not assembly listings are generated. These two directives maintain an
internal counter (which is zero initially). .list
increments the
counter, and .nolist
decrements it. Assembly listings are
generated whenever the counter is greater than zero.
Next: .nops size[, control]
, Previous: .nolist
, Up: Assembler Directives [Contents][Index]
.nop [size]
This directive emits no-op instructions. It is provided on all architectures,
allowing the creation of architecture neutral tests involving actual code. The
size of the generated instruction is target specific, but if the optional
size argument is given and resolves to an absolute positive value at that
point in assembly (no forward expressions allowed) then the fewest no-op
instructions are emitted that equal or exceed a total size in bytes.
.nop
does affect the generation of DWARF debug line information.
Some targets do not support using .nop
with size.
Next: .octa bignums
, Previous: .nop [size]
, Up: Assembler Directives [Contents][Index]
.nops size[, control]
This directive emits no-op instructions. It is specific to the Intel 80386 and AMD x86-64 targets. It takes a size argument and generates size bytes of no-op instructions. size must be absolute and positive. These bytes do not affect the generation of DWARF debug line information.
The optional control argument specifies a size limit for a single no-op instruction. If not provided then a value of 0 is assumed. The valid values of control are between 0 and 4 in 16-bit mode, between 0 and 7 when tuning for older processors in 32-bit mode, between 0 and 11 in 64-bit mode or when tuning for newer processors in 32-bit mode. When 0 is used, the no-op instruction size limit is set to the maximum supported size.
Next: .offset loc
, Previous: .nops size[, control]
, Up: Assembler Directives [Contents][Index]
.octa bignums
This directive expects zero or more bignums, separated by commas. For each bignum, it emits a 16-byte integer.
The term “octa” comes from contexts in which a “word” is two bytes; hence octa-word for 16 bytes.
Next: .org new-lc , fill
, Previous: .octa bignums
, Up: Assembler Directives [Contents][Index]
.offset loc
Set the location counter to loc in the absolute section. loc must
be an absolute expression. This directive may be useful for defining
symbols with absolute values. Do not confuse it with the .org
directive.
Next: .p2align[wl] [abs-expr[, abs-expr[, abs-expr]]]
, Previous: .offset loc
, Up: Assembler Directives [Contents][Index]
.org new-lc , fill
Advance the location counter of the current section to
new-lc. new-lc is either an absolute expression or an
expression with the same section as the current subsection. That is,
you can’t use .org
to cross sections: if new-lc has the
wrong section, the .org
directive is ignored. To be compatible
with former assemblers, if the section of new-lc is absolute,
as
issues a warning, then pretends the section of new-lc
is the same as the current subsection.
.org
may only increase the location counter, or leave it
unchanged; you cannot use .org
to move the location counter
backwards.
Because as
tries to assemble programs in one pass, new-lc
may not be undefined. If you really detest this restriction we eagerly await
a chance to share your improved assembler.
Beware that the origin is relative to the start of the section, not to the start of the subsection. This is compatible with other people’s assemblers.
When the location counter (of the current subsection) is advanced, the intervening bytes are filled with fill which should be an absolute expression. If the comma and fill are omitted, fill defaults to zero.
Next: .popsection
, Previous: .org new-lc , fill
, Up: Assembler Directives [Contents][Index]
.p2align[wl] [abs-expr[, abs-expr[, abs-expr]]]
Pad the location counter (in the current subsection) to a particular storage boundary. The first expression (which must be absolute) is the number of low-order zero bits the location counter must have after advancement. For example ‘.p2align 3’ advances the location counter until it is a multiple of 8. If the location counter is already a multiple of 8, no change is needed. If the expression is omitted then a default value of 0 is used, effectively disabling alignment requirements.
The second expression (also absolute) gives the fill value to be stored in the padding bytes. It (and the comma) may be omitted. If it is omitted, the padding bytes are normally zero. However, on most systems, if the section is marked as containing code and the fill value is omitted, the space is filled with no-op instructions.
The third expression is also absolute, and is also optional. If it is present, it is the maximum number of bytes that should be skipped by this alignment directive. If doing the alignment would require skipping more bytes than the specified maximum, then the alignment is not done at all. You can omit the fill value (the second argument) entirely by simply using two commas after the required alignment; this can be useful if you want the alignment to be filled with no-op instructions when appropriate.
The .p2alignw
and .p2alignl
directives are variants of the
.p2align
directive. The .p2alignw
directive treats the fill
pattern as a two byte word value. The .p2alignl
directives treats the
fill pattern as a four byte longword value. For example, .p2alignw
2,0x368d
will align to a multiple of 4. If it skips two bytes, they will be
filled in with the value 0x368d (the exact placement of the bytes depends upon
the endianness of the processor). If it skips 1 or 3 bytes, the fill value is
undefined.
Next: .previous
, Previous: .p2align[wl] [abs-expr[, abs-expr[, abs-expr]]]
, Up: Assembler Directives [Contents][Index]
.popsection
This is one of the ELF section stack manipulation directives. The others are
.section
(see .section name
), .subsection
(see .subsection name
),
.pushsection
(see .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
), and .previous
(see .previous
).
This directive replaces the current section (and subsection) with the top section (and subsection) on the section stack. This section is popped off the stack.
Next: .print string
, Previous: .popsection
, Up: Assembler Directives [Contents][Index]
.previous
This is one of the ELF section stack manipulation directives. The others are
.section
(see .section name
), .subsection
(see .subsection name
),
.pushsection
(see .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
), and .popsection
(see .popsection
).
This directive swaps the current section (and subsection) with most recently
referenced section/subsection pair prior to this one. Multiple
.previous
directives in a row will flip between two sections (and their
subsections). For example:
.section A .subsection 1 .word 0x1234 .subsection 2 .word 0x5678 .previous .word 0x9abc
Will place 0x1234 and 0x9abc into subsection 1 and 0x5678 into subsection 2 of section A. Whilst:
.section A .subsection 1 # Now in section A subsection 1 .word 0x1234 .section B .subsection 0 # Now in section B subsection 0 .word 0x5678 .subsection 1 # Now in section B subsection 1 .word 0x9abc .previous # Now in section B subsection 0 .word 0xdef0
Will place 0x1234 into section A, 0x5678 and 0xdef0 into subsection 0 of section B and 0x9abc into subsection 1 of section B.
In terms of the section stack, this directive swaps the current section with the top section on the section stack.
Next: .protected names
, Previous: .previous
, Up: Assembler Directives [Contents][Index]
.print string
as
will print string on the standard output during
assembly. You must put string in double quotes.
Next: .psize lines , columns
, Previous: .print string
, Up: Assembler Directives [Contents][Index]
.protected names
This is one of the ELF visibility directives. The other two are
.hidden
(see .hidden names
) and .internal
(see .internal names
).
This directive overrides the named symbols default visibility (which is set by
their binding: local, global or weak). The directive sets the visibility to
protected
which means that any references to the symbols from within the
components that defines them must be resolved to the definition in that
component, even if a definition in another component would normally preempt
this.
Next: .purgem name
, Previous: .protected names
, Up: Assembler Directives [Contents][Index]
.psize lines , columns
Use this directive to declare the number of lines—and, optionally, the number of columns—to use for each page, when generating listings.
If you do not use .psize
, listings use a default line-count
of 60. You may omit the comma and columns specification; the
default width is 200 columns.
as
generates formfeeds whenever the specified number of
lines is exceeded (or whenever you explicitly request one, using
.eject
).
If you specify lines as 0
, no formfeeds are generated save
those explicitly specified with .eject
.
Next: .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
, Previous: .psize lines , columns
, Up: Assembler Directives [Contents][Index]
.purgem name
Undefine the macro name, so that later uses of the string will not be
expanded. See .macro
.
Next: .quad bignums
, Previous: .purgem name
, Up: Assembler Directives [Contents][Index]
.pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
This is one of the ELF section stack manipulation directives. The others are
.section
(see .section name
), .subsection
(see .subsection name
),
.popsection
(see .popsection
), and .previous
(see .previous
).
This directive pushes the current section (and subsection) onto the
top of the section stack, and then replaces the current section and
subsection with name
and subsection
. The optional
flags
, type
and arguments
are treated the same
as in the .section
(see .section name
) directive.
Next: .reloc offset, reloc_name[, expression]
, Previous: .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
, Up: Assembler Directives [Contents][Index]
.quad bignums
.quad
expects zero or more bignums, separated by commas. For
each bignum, it emits
an 8-byte integer. If the bignum won’t fit in 8 bytes, it prints a
warning message; and just takes the lowest order 8 bytes of the bignum.
The term “quad” comes from contexts in which a “word” is two bytes; hence quad-word for 8 bytes.
Note - this directive is not intended for encoding instructions, and it will
not trigger effects like DWARF line number generation. Instead some targets
support special directives for encoding arbitrary binary sequences as
instructions such as .insn
or .inst
.
Next: .rept count
, Previous: .quad bignums
, Up: Assembler Directives [Contents][Index]
.reloc offset, reloc_name[, expression]
Generate a relocation at offset of type reloc_name with value expression. If offset is a number, the relocation is generated in the current section. If offset is an expression that resolves to a symbol plus offset, the relocation is generated in the given symbol’s section. expression, if present, must resolve to a symbol plus addend or to an absolute value, but note that not all targets support an addend. e.g. ELF REL targets such as i386 store an addend in the section contents rather than in the relocation. This low level interface does not support addends stored in the section.
Next: .sbttl "subheading"
, Previous: .reloc offset, reloc_name[, expression]
, Up: Assembler Directives [Contents][Index]
.rept count
Repeat the sequence of lines between the .rept
directive and the next
.endr
directive count times.
For example, assembling
.rept 3 .long 0 .endr
is equivalent to assembling
.long 0 .long 0 .long 0
A count of zero is allowed, but nothing is generated. Negative counts are not allowed and if encountered will be treated as if they were zero.
Next: .scl class
, Previous: .rept count
, Up: Assembler Directives [Contents][Index]
.sbttl "subheading"
Use subheading as the title (third line, immediately after the title line) when generating assembly listings.
This directive affects subsequent pages, as well as the current page if it appears within ten lines of the top of a page.
Next: .section name
, Previous: .sbttl "subheading"
, Up: Assembler Directives [Contents][Index]
.scl class
Set the storage-class value for a symbol. This directive may only be
used inside a .def
/.endef
pair. Storage class may flag
whether a symbol is static or external, or it may record further
symbolic debugging information.
Next: .set symbol, expression
, Previous: .scl class
, Up: Assembler Directives [Contents][Index]
.section name
Use the .section
directive to assemble the following code into a section
named name.
This directive is only supported for targets that actually support arbitrarily
named sections; on a.out
targets, for example, it is not accepted, even
with a standard a.out
section name.
For COFF targets, the .section
directive is used in one of the following
ways:
.section name[, "flags"] .section name[, subsection]
If the optional argument is quoted, it is taken as flags to use for the section. Each flag is a single character. The following flags are recognized:
b
bss section (uninitialized data)
n
section is not loaded
w
writable section
d
data section
e
exclude section from linking
r
read-only section
x
executable section
s
shared section (meaningful for PE targets)
a
ignored. (For compatibility with the ELF version)
y
section is not readable (meaningful for PE targets)
0-9
single-digit power-of-two section alignment (GNU extension)
If no flags are specified, the default flags depend upon the section name. If
the section name is not recognized, the default will be for the section to be
loaded and writable. Note the n
and w
flags remove attributes
from the section, rather than adding them, so if they are used on their own it
will be as if no flags had been specified at all.
If the optional argument to the .section
directive is not quoted, it is
taken as a subsection number (see Sub-Sections).
This is one of the ELF section stack manipulation directives. The others are
.subsection
(see .subsection name
), .pushsection
(see .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
), .popsection
(see .popsection
), and
.previous
(see .previous
).
For ELF targets, the .section
directive is used like this:
.section name [, "flags"[, @type[,flag_specific_arguments]]]
If the ‘--sectname-subst’ command-line option is provided, the name
argument may contain a substitution sequence. Only %S
is supported
at the moment, and substitutes the current section name. For example:
.macro exception_code .section %S.exception [exception code here] .previous .endm .text [code] exception_code [...] .section .init [init code] exception_code [...]
The two exception_code
invocations above would create the
.text.exception
and .init.exception
sections respectively.
This is useful e.g. to discriminate between ancillary sections that are
tied to setup code to be discarded after use from ancillary sections that
need to stay resident without having to define multiple exception_code
macros just for that purpose.
The optional flags argument is a quoted string which may contain any combination of the following characters:
a
section is allocatable
d
section is a GNU_MBIND section
e
section is excluded from executable and shared library.
o
section references a symbol defined in another section (the linked-to section) in the same file.
w
section is writable
x
section is executable
M
section is mergeable
S
section contains zero terminated strings
G
section is a member of a section group
T
section is used for thread-local-storage
?
section is a member of the previously-current section’s group, if any
R
retained section (apply SHF_GNU_RETAIN to prevent linker garbage collection, GNU ELF extension)
<number>
a numeric value indicating the bits to be set in the ELF section header’s flags field. Note - if one or more of the alphabetic characters described above is also included in the flags field, their bit values will be ORed into the resulting value.
<target specific>
some targets extend this list with their own flag characters
Note - once a section’s flags have been set they cannot be changed. There are
a few exceptions to this rule however. Processor and application specific
flags can be added to an already defined section. The .interp
,
.strtab
and .symtab
sections can have the allocate flag
(a
) set after they are initially defined, and the .note-GNU-stack
section may have the executable (x
) flag added. Also note that the
.attach_to_group
directive can be used to add a section to a group even
if the section was not originally declared to be part of that group.
The optional type argument may contain one of the following constants:
@progbits
section contains data
@nobits
section does not contain data (i.e., section only occupies space)
@note
section contains data which is used by things other than the program
@init_array
section contains an array of pointers to init functions
@fini_array
section contains an array of pointers to finish functions
@preinit_array
section contains an array of pointers to pre-init functions
@<number>
a numeric value to be set as the ELF section header’s type field.
@<target specific>
some targets extend this list with their own types
Many targets only support the first three section types. The type may be enclosed in double quotes if necessary.
Note on targets where the @
character is the start of a comment (eg
ARM) then another character is used instead. For example the ARM port uses the
%
character.
Note - some sections, eg .text
and .data
are considered to be
special and have fixed types. Any attempt to declare them with a different
type will generate an error from the assembler.
If flags contains the M
symbol then the type argument must
be specified as well as an extra argument—entsize—like this:
.section name , "flags"M, @type, entsize
Sections with the M
flag but not S
flag must contain fixed size
constants, each entsize octets long. Sections with both M
and
S
must contain zero terminated strings where each character is
entsize bytes long. The linker may remove duplicates within sections with
the same name, same entity size and same flags. entsize must be an
absolute expression. For sections with both M
and S
, a string
which is a suffix of a larger string is considered a duplicate. Thus
"def"
will be merged with "abcdef"
; A reference to the first
"def"
will be changed to a reference to "abcdef"+3
.
If flags contains the o
flag, then the type argument
must be present along with an additional field like this:
.section name,"flags"o,@type,SymbolName|SectionIndex
The SymbolName field specifies the symbol name which the section references. Alternatively a numeric SectionIndex can be provided. This is not generally a good idea as section indicies are rarely known at assembly time, but the facility is provided for testing purposes. An index of zero is allowed. It indicates that the linked-to section has already been discarded.
Note: If both the M and o flags are present, then the fields for the Merge flag should come first, like this:
.section name,"flags"Mo,@type,entsize,SymbolName
If flags contains the G
symbol then the type argument must
be present along with an additional field like this:
.section name , "flags"G, @type, GroupName[, linkage]
The GroupName field specifies the name of the section group to which this particular section belongs. The optional linkage field can contain:
comdat
indicates that only one copy of this section should be retained
.gnu.linkonce
an alias for comdat
Note: if both the M and G flags are present then the fields for the Merge flag should come first, like this:
.section name , "flags"MG, @type, entsize, GroupName[, linkage]
If both o
flag and G
flag are present, then the
SymbolName field for o
comes first, like this:
.section name,"flags"oG,@type,SymbolName,GroupName[,linkage]
If flags contains the ?
symbol then it may not also contain the
G
symbol and the GroupName or linkage fields should not be
present. Instead, ?
says to consider the section that’s current before
this directive. If that section used G
, then the new section will use
G
with those same GroupName and linkage fields implicitly.
If not, then the ?
symbol has no effect.
The optional unique,<number>
argument must come last. It
assigns <number>
as a unique section ID to distinguish
different sections with the same section name like these:
.section name,"flags",@type,unique,<number>
.section name,"flags"G,@type,GroupName,[linkage],unique,<number>
.section name,"flags"MG,@type,entsize,GroupName[,linkage],unique,<number>
The valid values of <number>
are between 0 and 4294967295.
If no flags are specified, the default flags depend upon the section name. If the section name is not recognized, the default will be for the section to have none of the above flags: it will not be allocated in memory, nor writable, nor executable. The section will contain data.
For ELF targets, the assembler supports another type of .section
directive for compatibility with the Solaris assembler:
.section "name"[, flags...]
Note that the section name is quoted. There may be a sequence of comma separated flags:
#alloc
section is allocatable
#write
section is writable
#execinstr
section is executable
#exclude
section is excluded from executable and shared library.
#tls
section is used for thread local storage
This directive replaces the current section and subsection. See the
contents of the gas testsuite directory gas/testsuite/gas/elf
for
some examples of how this directive and the other section stack directives
work.
Next: .short expressions
, Previous: .section name
, Up: Assembler Directives [Contents][Index]
.set symbol, expression
Set the value of symbol to expression. This changes symbol’s value and type to conform to expression. If symbol was flagged as external, it remains flagged (see Symbol Attributes).
You may .set
a symbol many times in the same assembly provided that the
values given to the symbol are constants. Values that are based on expressions
involving other symbols are allowed, but some targets may restrict this to only
being done once per assembly. This is because those targets do not set the
addresses of symbols at assembly time, but rather delay the assignment until a
final link is performed. This allows the linker a chance to change the code in
the files, changing the location of, and the relative distance between, various
different symbols.
If you .set
a global symbol, the value stored in the object
file is the last value stored into it.
On Z80 set
is a real instruction, use .set
or
‘symbol defl expression’ instead.
Next: .single flonums
, Previous: .set symbol, expression
, Up: Assembler Directives [Contents][Index]
.short expressions
.short
is normally the same as ‘.word’.
See .word
.
In some configurations, however, .short
and .word
generate
numbers of different lengths. See Machine Dependent Features.
Note - this directive is not intended for encoding instructions, and it will
not trigger effects like DWARF line number generation. Instead some targets
support special directives for encoding arbitrary binary sequences as
instructions such as .insn
or .inst
.
Next: .size
, Previous: .short expressions
, Up: Assembler Directives [Contents][Index]
.single flonums
This directive assembles zero or more flonums, separated by commas. It
has the same effect as .float
.
The exact kind of floating point numbers emitted depends on how
as
is configured. See Machine Dependent Features.
Next: .skip size [,fill]
, Previous: .single flonums
, Up: Assembler Directives [Contents][Index]
.size
This directive is used to set the size associated with a symbol.
For COFF targets, the .size
directive is only permitted inside
.def
/.endef
pairs. It is used like this:
.size expression
For ELF targets, the .size
directive is used like this:
.size name , expression
This directive sets the size associated with a symbol name. The size in bytes is computed from expression which can make use of label arithmetic. This directive is typically used to set the size of function symbols.
Next: .sleb128 expressions
, Previous: .size
, Up: Assembler Directives [Contents][Index]
.skip size [,fill]
This directive emits size bytes, each of value fill. Both size and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. This is the same as ‘.space’.
Next: .space size [,fill]
, Previous: .skip size [,fill]
, Up: Assembler Directives [Contents][Index]
.sleb128 expressions
sleb128 stands for “signed little endian base 128.” This is a
compact, variable length representation of numbers used by the DWARF
symbolic debugging format. See .uleb128
.
Next: .stabd, .stabn, .stabs
, Previous: .sleb128 expressions
, Up: Assembler Directives [Contents][Index]
.space size [,fill]
This directive emits size bytes, each of value fill. Both size and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. This is the same as ‘.skip’.
Warning:
.space
has a completely different meaning for HPPA targets; use.block
as a substitute. See HP9000 Series 800 Assembly Language Reference Manual (HP 92432-90001) for the meaning of the.space
directive. See HPPA Assembler Directives, for a summary.
Next: .string
"str", .string8
"str", .string16
, Previous: .space size [,fill]
, Up: Assembler Directives [Contents][Index]
.stabd, .stabn, .stabs
There are three directives that begin ‘.stab’.
All emit symbols (see Symbols), for use by symbolic debuggers.
The symbols are not entered in the as
hash table: they
cannot be referenced elsewhere in the source file.
Up to five fields are required:
This is the symbol’s name. It may contain any character except ‘\000’, so is more general than ordinary symbol names. Some debuggers used to code arbitrarily complex structures into symbol names using this field.
An absolute expression. The symbol’s type is set to the low 8 bits of
this expression. Any bit pattern is permitted, but ld
and debuggers choke on silly bit patterns.
An absolute expression. The symbol’s “other” attribute is set to the low 8 bits of this expression.
An absolute expression. The symbol’s descriptor is set to the low 16 bits of this expression.
An absolute expression which becomes the symbol’s value.
If a warning is detected while reading a .stabd
, .stabn
,
or .stabs
statement, the symbol has probably already been created;
you get a half-formed symbol in your object file. This is
compatible with earlier assemblers!
.stabd type , other , desc
The “name” of the symbol generated is not even an empty string. It is a null pointer, for compatibility. Older assemblers used a null pointer so they didn’t waste space in object files with empty strings.
The symbol’s value is set to the location counter,
relocatably. When your program is linked, the value of this symbol
is the address of the location counter when the .stabd
was
assembled.
.stabn type , other , desc , value
The name of the symbol is set to the empty string ""
.
.stabs string , type , other , desc , value
All five fields are specified.
Next: .struct expression
, Previous: .stabd, .stabn, .stabs
, Up: Assembler Directives [Contents][Index]
.string
"str", .string8
"str", .string16
"str", .string32
"str", .string64
"str"
Copy the characters in str to the object file. You may specify more than one string to copy, separated by commas. Unless otherwise specified for a particular machine, the assembler marks the end of each string with a 0 byte. You can use any of the escape sequences described in Strings.
The variants string16
, string32
and string64
differ from
the string
pseudo opcode in that each 8-bit character from str is
copied and expanded to 16, 32 or 64 bits respectively. The expanded characters
are stored in target endianness byte order.
Example:
.string32 "BYE" expands to: .string "B\0\0\0Y\0\0\0E\0\0\0" /* On little endian targets. */ .string "\0\0\0B\0\0\0Y\0\0\0E" /* On big endian targets. */
Next: .subsection name
, Previous: .string
"str", .string8
"str", .string16
, Up: Assembler Directives [Contents][Index]
.struct expression
Switch to the absolute section, and set the section offset to expression, which must be an absolute expression. You might use this as follows:
.struct 0 field1: .struct field1 + 4 field2: .struct field2 + 4 field3:
This would define the symbol field1
to have the value 0, the symbol
field2
to have the value 4, and the symbol field3
to have the
value 8. Assembly would be left in the absolute section, and you would need to
use a .section
directive of some sort to change to some other section
before further assembly.
Next: .symver
, Previous: .struct expression
, Up: Assembler Directives [Contents][Index]
.subsection name
This is one of the ELF section stack manipulation directives. The others are
.section
(see .section name
), .pushsection
(see .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]
),
.popsection
(see .popsection
), and .previous
(see .previous
).
This directive replaces the current subsection with name
. The current
section is not changed. The replaced subsection is put onto the section stack
in place of the then current top of stack subsection.
Next: .tag structname
, Previous: .subsection name
, Up: Assembler Directives [Contents][Index]
.symver
Use the .symver
directive to bind symbols to specific version nodes
within a source file. This is only supported on ELF platforms, and is
typically used when assembling files to be linked into a shared library.
There are cases where it may make sense to use this in objects to be bound
into an application itself so as to override a versioned symbol from a
shared library.
For ELF targets, the .symver
directive can be used like this:
.symver name, name2@nodename[ ,visibility]
If the original symbol name is defined within the file
being assembled, the .symver
directive effectively creates a symbol
alias with the name name2@nodename, and in fact the main reason that we
just don’t try and create a regular alias is that the @ character isn’t
permitted in symbol names. The name2 part of the name is the actual name
of the symbol by which it will be externally referenced. The name name
itself is merely a name of convenience that is used so that it is possible to
have definitions for multiple versions of a function within a single source
file, and so that the compiler can unambiguously know which version of a
function is being mentioned. The nodename portion of the alias should be
the name of a node specified in the version script supplied to the linker when
building a shared library. If you are attempting to override a versioned
symbol from a shared library, then nodename should correspond to the
nodename of the symbol you are trying to override. The optional argument
visibility updates the visibility of the original symbol. The valid
visibilities are local
, hidden
, and remove
. The
local
visibility makes the original symbol a local symbol
(see .local names
). The hidden
visibility sets the visibility of the
original symbol to hidden
(see .hidden names
). The remove
visibility removes the original symbol from the symbol table. If visibility
isn’t specified, the original symbol is unchanged.
If the symbol name is not defined within the file being assembled, all references to name will be changed to name2@nodename. If no reference to name is made, name2@nodename will be removed from the symbol table.
Another usage of the .symver
directive is:
.symver name, name2@@nodename
In this case, the symbol name must exist and be defined within the file being assembled. It is similar to name2@nodename. The difference is name2@@nodename will also be used to resolve references to name2 by the linker.
The third usage of the .symver
directive is:
.symver name, name2@@@nodename
When name is not defined within the file being assembled, it is treated as name2@nodename. When name is defined within the file being assembled, the symbol name, name, will be changed to name2@@nodename.
Next: .text subsection
, Previous: .symver
, Up: Assembler Directives [Contents][Index]
.tag structname
This directive is generated by compilers to include auxiliary debugging
information in the symbol table. It is only permitted inside
.def
/.endef
pairs. Tags are used to link structure
definitions in the symbol table with instances of those structures.
Next: .title "heading"
, Previous: .tag structname
, Up: Assembler Directives [Contents][Index]
.text subsection
Tells as
to assemble the following statements onto the end of
the text subsection numbered subsection, which is an absolute
expression. If subsection is omitted, subsection number zero
is used.
Next: .tls_common symbol, length[, alignment]
, Previous: .text subsection
, Up: Assembler Directives [Contents][Index]
.title "heading"
Use heading as the title (second line, immediately after the source file name and pagenumber) when generating assembly listings.
This directive affects subsequent pages, as well as the current page if it appears within ten lines of the top of a page.
Next: .type
, Previous: .title "heading"
, Up: Assembler Directives [Contents][Index]
.tls_common symbol, length[, alignment]
This directive behaves in the same way as the .comm
directive
(see .comm symbol , length
) except that symbol has type of STT_TLS instead of
STT_OBJECT.
Next: .uleb128 expressions
, Previous: .tls_common symbol, length[, alignment]
, Up: Assembler Directives [Contents][Index]
.type
This directive is used to set the type of a symbol.
For COFF targets, this directive is permitted only within
.def
/.endef
pairs. It is used like this:
.type int
This records the integer int as the type attribute of a symbol table entry.
For ELF targets, the .type
directive is used like this:
.type name , type description
This sets the type of symbol name to be either a function symbol or an object symbol. There are five different syntaxes supported for the type description field, in order to provide compatibility with various other assemblers.
Because some of the characters used in these syntaxes (such as ‘@’ and ‘#’) are comment characters for some architectures, some of the syntaxes below do not work on all architectures. The first variant will be accepted by the GNU assembler on all architectures so that variant should be used for maximum portability, if you do not need to assemble your code with other assemblers.
The syntaxes supported are:
.type <name> STT_<TYPE_IN_UPPER_CASE> .type <name>,#<type> .type <name>,@<type> .type <name>,%<type> .type <name>,"<type>"
The types supported are:
STT_FUNC
function
Mark the symbol as being a function name.
STT_GNU_IFUNC
gnu_indirect_function
Mark the symbol as an indirect function when evaluated during reloc processing. (This is only supported on assemblers targeting GNU systems).
STT_OBJECT
object
Mark the symbol as being a data object.
STT_TLS
tls_object
Mark the symbol as being a thread-local data object.
STT_COMMON
common
Mark the symbol as being a common data object.
STT_NOTYPE
notype
Does not mark the symbol in any way. It is supported just for completeness.
gnu_unique_object
Marks the symbol as being a globally unique data object. The dynamic linker will make sure that in the entire process there is just one symbol with this name and type in use. (This is only supported on assemblers targeting GNU systems).
Changing between incompatible types other than from/to STT_NOTYPE will result in a diagnostic. An intermediate change to STT_NOTYPE will silence this.
Note: Some targets support extra types in addition to those listed above.
Next: .val addr
, Previous: .type
, Up: Assembler Directives [Contents][Index]
.uleb128 expressions
uleb128 stands for “unsigned little endian base 128.” This is a
compact, variable length representation of numbers used by the DWARF
symbolic debugging format. See .sleb128
.
Next: .version "string"
, Previous: .uleb128 expressions
, Up: Assembler Directives [Contents][Index]
.val addr
This directive, permitted only within .def
/.endef
pairs,
records the address addr as the value attribute of a symbol table
entry.
Next: .vtable_entry table, offset
, Previous: .val addr
, Up: Assembler Directives [Contents][Index]
.version "string"
This directive creates a .note
section and places into it an ELF
formatted note of type NT_VERSION. The note’s name is set to string
.
Next: .vtable_inherit child, parent
, Previous: .version "string"
, Up: Assembler Directives [Contents][Index]
.vtable_entry table, offset
This directive finds or creates a symbol table
and creates a
VTABLE_ENTRY
relocation for it with an addend of offset
.
Next: .warning "string"
, Previous: .vtable_entry table, offset
, Up: Assembler Directives [Contents][Index]
.vtable_inherit child, parent
This directive finds the symbol child
and finds or creates the symbol
parent
and then creates a VTABLE_INHERIT
relocation for the
parent whose addend is the value of the child symbol. As a special case the
parent name of 0
is treated as referring to the *ABS*
section.
Next: .weak names
, Previous: .vtable_inherit child, parent
, Up: Assembler Directives [Contents][Index]
.warning "string"
Similar to the directive .error
(see .error "string"
), but just emits a warning.
Next: .weakref alias, target
, Previous: .warning "string"
, Up: Assembler Directives [Contents][Index]
.weak names
This directive sets the weak attribute on the comma separated list of symbol
names
. If the symbols do not already exist, they will be created.
On COFF targets other than PE, weak symbols are a GNU extension. This
directive sets the weak attribute on the comma separated list of symbol
names
. If the symbols do not already exist, they will be created.
On the PE target, weak symbols are supported natively as weak aliases. When a weak symbol is created that is not an alias, GAS creates an alternate symbol to hold the default value.
Next: .word expressions
, Previous: .weak names
, Up: Assembler Directives [Contents][Index]
.weakref alias, target
This directive creates an alias to the target symbol that enables the symbol to be referenced with weak-symbol semantics, but without actually making it weak. If direct references or definitions of the symbol are present, then the symbol will not be weak, but if all references to it are through weak references, the symbol will be marked as weak in the symbol table.
The effect is equivalent to moving all references to the alias to a separate assembly source file, renaming the alias to the symbol in it, declaring the symbol as weak there, and running a reloadable link to merge the object files resulting from the assembly of the new source file and the old source file that had the references to the alias removed.
The alias itself never makes to the symbol table, and is entirely handled within the assembler.
Next: .zero size
, Previous: .weakref alias, target
, Up: Assembler Directives [Contents][Index]
.word expressions
This directive expects zero or more expressions, of any section, separated by commas.
The size of the number emitted, and its byte order, depend on what target computer the assembly is for.
Warning: Special Treatment to support Compilers
Machines with a 32-bit address space, but that do less than 32-bit addressing, require the following special treatment. If the machine of interest to you does 32-bit addressing (or doesn’t require it; see Machine Dependent Features), you can ignore this issue.
In order to assemble compiler output into something that works,
as
occasionally does strange things to ‘.word’ directives.
Directives of the form ‘.word sym1-sym2’ are often emitted by
compilers as part of jump tables. Therefore, when as
assembles a
directive of the form ‘.word sym1-sym2’, and the difference between
sym1
and sym2
does not fit in 16 bits, as
creates a secondary jump table, immediately before the next label.
This secondary jump table is preceded by a short-jump to the
first byte after the secondary table. This short-jump prevents the flow
of control from accidentally falling into the new table. Inside the
table is a long-jump to sym2
. The original ‘.word’
contains sym1
minus the address of the long-jump to
sym2
.
If there were several occurrences of ‘.word sym1-sym2’ before the
secondary jump table, all of them are adjusted. If there was a
‘.word sym3-sym4’, that also did not fit in sixteen bits, a
long-jump to sym4
is included in the secondary jump table,
and the .word
directives are adjusted to contain sym3
minus the address of the long-jump to sym4
; and so on, for as many
entries in the original jump table as necessary.
Next: .2byte expression [, expression]*
, Previous: .word expressions
, Up: Assembler Directives [Contents][Index]
.zero size
This directive emits size 0-valued bytes. size must be an absolute expression. This directive is actually an alias for the ‘.skip’ directive so it can take an optional second argument of the value to store in the bytes instead of zero. Using ‘.zero’ in this way would be confusing however.
Next: .4byte expression [, expression]*
, Previous: .zero size
, Up: Assembler Directives [Contents][Index]
.2byte expression [, expression]*
This directive expects zero or more expressions, separated by commas. If there are no expressions then the directive does nothing. Otherwise each expression is evaluated in turn and placed in the next two bytes of the current output section, using the endian model of the target. If an expression will not fit in two bytes, a warning message is displayed and the least significant two bytes of the expression’s value are used. If an expression cannot be evaluated at assembly time then relocations will be generated in order to compute the value at link time.
This directive does not apply any alignment before or after inserting the values. As a result of this, if relocations are generated, they may be different from those used for inserting values with a guaranteed alignment.
Next: .8byte expression [, expression]*
, Previous: .2byte expression [, expression]*
, Up: Assembler Directives [Contents][Index]
.4byte expression [, expression]*
Like the .2byte directive, except that it inserts unaligned, four byte long values into the output.
Next: Deprecated Directives, Previous: .4byte expression [, expression]*
, Up: Assembler Directives [Contents][Index]
.8byte expression [, expression]*
Like the .2byte directive, except that it inserts unaligned, eight byte long bignum values into the output.
Previous: .8byte expression [, expression]*
, Up: Assembler Directives [Contents][Index]
One day these directives won’t work. They are included for compatibility with older assemblers.
Next: Machine Dependent Features, Previous: Assembler Directives, Up: Using as [Contents][Index]
as
assembles source files written for a specific architecture
into object files for that architecture. But not all object files are alike.
Many architectures support incompatible variations. For instance, floating
point arguments might be passed in floating point registers if the object file
requires hardware floating point support—or floating point arguments might be
passed in integer registers if the object file supports processors with no
hardware floating point unit. Or, if two objects are built for different
generations of the same architecture, the combination may require the
newer generation at run-time.
This information is useful during and after linking. At link time,
ld
can warn about incompatible object files. After link
time, tools like gdb
can use it to process the linked file
correctly.
Compatibility information is recorded as a series of object attributes. Each attribute has a vendor, tag, and value. The vendor is a string, and indicates who sets the meaning of the tag. The tag is an integer, and indicates what property the attribute describes. The value may be a string or an integer, and indicates how the property affects this object. Missing attributes are the same as attributes with a zero value or empty string value.
Object attributes were developed as part of the ABI for the ARM Architecture. The file format is documented in ELF for the ARM Architecture.
Next: Defining New Object Attributes, Up: Object Attributes [Contents][Index]
The .gnu_attribute
directive records an object attribute
with vendor ‘gnu’.
Except for ‘Tag_compatibility’, which has both an integer and a string for
its value, GNU attributes have a string value if the tag number is odd and
an integer value if the tag number is even. The second bit (tag &
2
is set for architecture-independent attributes and clear for
architecture-dependent ones.
These attributes are valid on all architectures.
The compatibility attribute takes an integer flag value and a vendor name. If the flag value is 0, the file is compatible with other toolchains. If it is 1, then the file is only compatible with the named toolchain. If it is greater than 1, the file can only be processed by other toolchains under some private arrangement indicated by the flag value and the vendor name.
The floating-point ABI used by this object file. The value will be:
The floating-point ABI used by this object file. The value will be:
The floating-point ABI used by this object file. The value will be:
The vector ABI used by this object file. The value will be:
The vector ABI used by this object file. The value will be:
The data region used by this object file. The value will be:
Previous: GNU Object Attributes, Up: Object Attributes [Contents][Index]
If you want to define a new GNU object attribute, here are the places you will need to modify. New attributes should be discussed on the ‘binutils’ mailing list.
Next: Reporting Bugs, Previous: Object Attributes, Up: Using as [Contents][Index]
The machine instruction sets are (almost by definition) different on
each machine where as
runs. Floating point representations
vary as well, and as
often supports a few additional
directives or command-line options for compatibility with other
assemblers on a particular platform. Finally, some versions of
as
support special pseudo-instructions for branch
optimization.
This chapter discusses most of these differences, though it does not include details on any machine’s instruction set. For details on that subject, see the hardware manufacturer’s manual.
Next: Alpha Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Architecture Extensions, Up: AArch64 Dependent Features [Contents][Index]
-EB
This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.
-EL
This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor.
-mabi=abi
Specify which ABI the source code uses. The recognized arguments
are: ilp32
and lp64
, which decides the generated object
file in ELF32 and ELF64 format respectively. The default is lp64
.
-mcpu=processor[+extension…]
This option specifies the target processor. The assembler will issue an error
message if an attempt is made to assemble an instruction which will not execute
on the target processor. The following processor names are recognized:
cortex-a34
,
cortex-a35
,
cortex-a53
,
cortex-a55
,
cortex-a57
,
cortex-a65
,
cortex-a65ae
,
cortex-a72
,
cortex-a73
,
cortex-a75
,
cortex-a76
,
cortex-a76ae
,
cortex-a77
,
cortex-a78
,
cortex-a78ae
,
cortex-a78c
,
cortex-a510
,
cortex-a710
,
ares
,
exynos-m1
,
falkor
,
neoverse-n1
,
neoverse-n2
,
neoverse-e1
,
neoverse-v1
,
qdf24xx
,
saphira
,
thunderx
,
vulcan
,
xgene1
xgene2
,
cortex-r82
,
cortex-x1
,
and
cortex-x2
.
The special name all
may be used to allow the assembler to accept
instructions valid for any supported processor, including all optional
extensions.
In addition to the basic instruction set, the assembler can be told to accept, or restrict, various extension mnemonics that extend the processor. See Architecture Extensions.
If some implementations of a particular processor can have an extension, then then those extensions are automatically enabled. Consequently, you will not normally have to specify any additional extensions.
-march=architecture[+extension…]
This option specifies the target architecture. The assembler will
issue an error message if an attempt is made to assemble an
instruction which will not execute on the target architecture. The
following architecture names are recognized: armv8-a
,
armv8.1-a
, armv8.2-a
, armv8.3-a
, armv8.4-a
armv8.5-a
, armv8.6-a
, armv8.7-a
, armv8.8-a
,
armv8-r
, armv9-a
, armv9.1-a
, armv9.2-a
,
and armv9.3-a
.
If both -mcpu and -march are specified, the assembler will use the setting for -mcpu. If neither are specified, the assembler will default to -mcpu=all.
The architecture option can be extended with the same instruction set extension options as the -mcpu option. Unlike -mcpu, extensions are not always enabled by default, See Architecture Extensions.
-mverbose-error
This option enables verbose error messages for AArch64 gas. This option is enabled by default.
-mno-verbose-error
This option disables verbose error messages in AArch64 gas.
Next: Syntax, Previous: Options, Up: AArch64 Dependent Features [Contents][Index]
The table below lists the permitted architecture extensions that are supported by the assembler and the conditions under which they are automatically enabled.
Multiple extensions may be specified, separated by a +
.
Extension mnemonics may also be removed from those the assembler
accepts. This is done by prepending no
to the option that adds
the extension. Extensions that are removed must be listed after all
extensions that have been added.
Enabling an extension that requires other extensions will automatically cause those extensions to be enabled. Similarly, disabling an extension that is required by other extensions will automatically cause those extensions to be disabled.
Extension | Minimum Architecture | Enabled by default | Description |
---|---|---|---|
aes | ARMv8-A | No | Enable the AES cryptographic extensions. This implies fp and
simd . |
bf16 | ARMv8.2-A | ARMv8.6-A or later | Enable BFloat16 extension. |
compnum | ARMv8.2-A | ARMv8.3-A or later | Enable the complex number SIMD extensions. This implies fp16 and
simd . |
crc | ARMv8-A | ARMv8.1-A or later | Enable CRC instructions. |
crypto | ARMv8-A | No | Enable cryptographic extensions. This implies fp , simd ,
aes and sha2 . |
dotprod | ARMv8.2-A | ARMv8.4-A or later | Enable the Dot Product extension. This implies simd . |
f32mm | ARMv8.2-A | No | Enable F32 Matrix Multiply extension. This implies sve . |
f64mm | ARMv8.2-A | No | Enable F64 Matrix Multiply extension. This implies sve . |
flagm | ARMv8-A | ARMv8.4-A or later | Enable Flag Manipulation instructions. |
fp16fml | ARMv8.2-A | ARMv8.4-A or later | Enable ARMv8.2 16-bit floating-point multiplication variant support. This
implies fp and fp16 . |
fp16 | ARMv8.2-A | ARMv8.2-A or later | Enable ARMv8.2 16-bit floating-point support. This implies fp . |
fp | ARMv8-A | ARMv8-A or later | Enable floating-point extensions. |
hbc | Armv8.8-A or later | Enable Armv8.8-A hinted conditional branch instructions | |
cssc | Armv8.7-A or later | Enable Armv8.9-A Common Short Sequence Compression instructions. | |
i8mm | ARMv8.2-A | ARMv8.6-A or later | Enable Int8 Matrix Multiply extension. |
lor | ARMv8-A | ARMv8.1-A or later | Enable Limited Ordering Regions extensions. |
ls64 | ARMv8.6-A | ARMv8.7-A or later | Enable 64 Byte Loads/Stores. |
lse | ARMv8-A | ARMv8.1-A or later | Enable Large System extensions. |
memtag | ARMv8.5-A | No | Enable ARMv8.5-A Memory Tagging Extensions. |
mops | Armv8.8-A or later | Enable Armv8.8-A memcpy and memset acceleration instructions | |
pan | ARMv8-A | ARMv8.1-A or later | Enable Privileged Access Never support. |
pauth | ARMv8-A | No | Enable Pointer Authentication. |
predres | ARMv8-A | ARMv8.5-A or later | Enable the Execution and Data and Prediction instructions. |
profile | ARMv8.2-A | No | Enable statistical profiling extensions. |
ras | ARMv8-A | ARMv8.2-A or later | Enable the Reliability, Availability and Serviceability extension. |
rcpc | ARMv8.2-A | ARMv8.3-A or later | Enable the weak release consistency extension. |
rdma | ARMv8-A | ARMv8.1-A or later | Enable ARMv8.1 Advanced SIMD extensions. This implies simd . |
rng | ARMv8.5-A | No | Enable ARMv8.5-A random number instructions. |
sb | ARMv8-A | ARMv8.5-A or later | Enable the speculation barrier instruction sb. |
sha2 | ARMv8-A | No | Enable the SHA2 cryptographic extensions. This implies fp and
simd . |
sha3 | ARMv8.2-A | No | Enable the ARMv8.2-A SHA2 and SHA3 cryptographic extensions. This implies
fp , simd and sha2 . |
simd | ARMv8-A | ARMv8-A or later | Enable Advanced SIMD extensions. This implies fp . |
sm4 | ARMv8.2-A | No | Enable the ARMv8.2-A SM3 and SM4 cryptographic extensions. This implies
fp and simd . |
sme | Armv9-A | No | Enable SME Extension. |
sme-f64 | Armv9-A | No | Enable SME F64 Extension. |
sme-i64 | Armv9-A | No | Enable SME I64 Extension. |
ssbs | ARMv8-A | ARMv8.5-A or later | Enable Speculative Store Bypassing Safe state read and write. |
sve | ARMv8.2-A | Armv9-A or later | Enable the Scalable Vector Extensions. This implies fp16 ,
simd and compnum . |
sve2 | ARMv8-A | Armv9-A or later | Enable the SVE2 Extension. This implies sve . |
sve2-aes | ARMv8-A | No | Enable SVE2 AES Extension. This also enables the .Q->.B form of the
pmullt and pmullb instructions. This implies aes and
sve2 . |
sve2-bitperm | ARMv8-A | No | Enable SVE2 BITPERM Extension. |
sve2-sha3 | ARMv8-A | No | Enable SVE2 SHA3 Extension. This implies sha3 and sve2 . |
sve2-sm4 | ARMv8-A | No | Enable SVE2 SM4 Extension. This implies sm4 and sve2 . |
tme | ARMv8-A | No | Enable Transactional Memory Extensions. |
Next: Floating Point, Previous: Architecture Extensions, Up: AArch64 Dependent Features [Contents][Index]
Next: Register Names, Up: Syntax [Contents][Index]
The presence of a ‘//’ on a line indicates the start of a comment that extends to the end of the current line. If a ‘#’ appears as the first character of a line, the whole line is treated as a comment.
The ‘;’ character can be used instead of a newline to separate statements.
The ‘#’ can be optionally used to indicate immediate operands.
Next: Relocations, Previous: Special Characters, Up: Syntax [Contents][Index]
Please refer to the section ‘4.4 Register Names’ of ‘ARMv8 Instruction Set Overview’, which is available at http://infocenter.arm.com.
Previous: Register Names, Up: Syntax [Contents][Index]
Relocations for ‘MOVZ’ and ‘MOVK’ instructions can be generated by prefixing the label with ‘#:abs_g2:’ etc. For example to load the 48-bit absolute address of foo into x0:
movz x0, #:abs_g2:foo // bits 32-47, overflow check movk x0, #:abs_g1_nc:foo // bits 16-31, no overflow check movk x0, #:abs_g0_nc:foo // bits 0-15, no overflow check
Relocations for ‘ADRP’, and ‘ADD’, ‘LDR’ or ‘STR’ instructions can be generated by prefixing the label with ‘:pg_hi21:’ and ‘#:lo12:’ respectively.
For example to use 33-bit (+/-4GB) pc-relative addressing to load the address of foo into x0:
adrp x0, :pg_hi21:foo add x0, x0, #:lo12:foo
Or to load the value of foo into x0:
adrp x0, :pg_hi21:foo ldr x0, [x0, #:lo12:foo]
Note that ‘:pg_hi21:’ is optional.
adrp x0, foo
is equivalent to
adrp x0, :pg_hi21:foo
Next: AArch64 Machine Directives, Previous: Syntax, Up: AArch64 Dependent Features [Contents][Index]
The AArch64 architecture uses IEEE floating-point numbers.
Next: Opcodes, Previous: Floating Point, Up: AArch64 Dependent Features [Contents][Index]
.arch name
Select the target architecture. Valid values for name are the same as for the -march command-line option.
Specifying .arch
clears any previously selected architecture
extensions.
.arch_extension name
Add or remove an architecture extension to the target architecture. Valid values for name are the same as those accepted as architectural extensions by the -mcpu command-line option.
.arch_extension
may be used multiple times to add or remove extensions
incrementally to the architecture being compiled for.
.bss
This directive switches to the .bss
section.
.cpu name
Set the target processor. Valid values for name are the same as those accepted by the -mcpu= command-line option.
.dword expressions
The .dword
directive produces 64 bit values.
.even
The .even
directive aligns the output on the next even byte
boundary.
.float16 value [,...,value_n]
Place the half precision floating point representation of one or more floating-point values into the current section. The format used to encode the floating point values is always the IEEE 754-2008 half precision floating point format.
.inst expressions
Inserts the expressions into the output as if they were instructions, rather than data.
.ltorg
This directive causes the current contents of the literal pool to be
dumped into the current section (which is assumed to be the .text
section) at the current location (aligned to a word boundary).
GAS maintains a separate literal pool for each section and each
sub-section. The .ltorg
directive will only affect the literal
pool of the current section and sub-section. At the end of assembly
all remaining, un-empty literal pools will automatically be dumped.
Note - older versions of GAS would dump the current literal pool any time a section change occurred. This is no longer done, since it prevents accurate control of the placement of literal pools.
.pool
This is a synonym for .ltorg.
name .req register name
This creates an alias for register name called name. For example:
foo .req w0
ip0, ip1, lr and fp are automatically defined to alias to X16, X17, X30 and X29 respectively.
.tlsdescadd
Emits a TLSDESC_ADD reloc on the next instruction.
.tlsdesccall
Emits a TLSDESC_CALL reloc on the next instruction.
.tlsdescldr
Emits a TLSDESC_LDR reloc on the next instruction.
.unreq alias-name
This undefines a register alias which was previously defined using the
req
directive. For example:
foo .req w0 .unreq foo
An error occurs if the name is undefined. Note - this pseudo op can be used to delete builtin in register name aliases (eg ’w0’). This should only be done if it is really necessary.
.variant_pcs symbol
This directive marks symbol referencing a function that may follow a variant procedure call standard with different register usage convention from the base procedure call standard.
.xword expressions
The .xword
directive produces 64 bit values. This is the same
as the .dword
directive.
.cfi_b_key_frame
The .cfi_b_key_frame
directive inserts a ’B’ character into the CIE
corresponding to the current frame’s FDE, meaning that its return address has
been signed with the B-key. If two frames are signed with differing keys then
they will not share the same CIE. This information is intended to be used by
the stack unwinder in order to properly authenticate return addresses.
Next: Mapping Symbols, Previous: AArch64 Machine Directives, Up: AArch64 Dependent Features [Contents][Index]
GAS implements all the standard AArch64 opcodes. It also implements several pseudo opcodes, including several synthetic load instructions.
LDR =
ldr <register> , =<expression>
The constant expression will be placed into the nearest literal pool (if it not already there) and a PC-relative LDR instruction will be generated.
For more information on the AArch64 instruction set and assembly language notation, see ‘ARMv8 Instruction Set Overview’ available at http://infocenter.arm.com.
Previous: Opcodes, Up: AArch64 Dependent Features [Contents][Index]
The AArch64 ELF specification requires that special symbols be inserted into object files to mark certain features:
$x
At the start of a region of code containing AArch64 instructions.
$d
At the start of a region of data.
Next: ARC Dependent Features, Previous: AArch64 Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Options, Up: Alpha Dependent Features [Contents][Index]
The documentation here is primarily for the ELF object format.
as
also supports the ECOFF and EVAX formats, but
features specific to these formats are not yet documented.
Next: Syntax, Previous: Notes, Up: Alpha Dependent Features [Contents][Index]
-mcpu
This option specifies the target processor. If an attempt is made to
assemble an instruction which will not execute on the target processor,
the assembler may either expand the instruction as a macro or issue an
error message. This option is equivalent to the .arch
directive.
The following processor names are recognized:
21064
,
21064a
,
21066
,
21068
,
21164
,
21164a
,
21164pc
,
21264
,
21264a
,
21264b
,
ev4
,
ev5
,
lca45
,
ev5
,
ev56
,
pca56
,
ev6
,
ev67
,
ev68
.
The special name all
may be used to allow the assembler to accept
instructions valid for any Alpha processor.
In order to support existing practice in OSF/1 with respect to .arch
,
and existing practice within MILO
(the Linux ARC bootloader), the
numbered processor names (e.g. 21064) enable the processor-specific PALcode
instructions, while the “electro-vlasic” names (e.g. ev4
) do not.
-mdebug
-no-mdebug
Enables or disables the generation of .mdebug
encapsulation for
stabs directives and procedure descriptors. The default is to automatically
enable .mdebug
when the first stabs directive is seen.
-relax
This option forces all relocations to be put into the object file, instead of saving space and resolving some relocations at assembly time. Note that this option does not propagate all symbol arithmetic into the object file, because not all symbol arithmetic can be represented. However, the option can still be useful in specific applications.
-replace
-noreplace
Enables or disables the optimization of procedure calls, both at assemblage
and at link time. These options are only available for VMS targets and
-replace
is the default. See section 1.4.1 of the OpenVMS Linker
Utility Manual.
-g
This option is used when the compiler generates debug information. When
gcc
is using mips-tfile
to generate debug
information for ECOFF, local labels must be passed through to the object
file. Otherwise this option has no effect.
-Gsize
A local common symbol larger than size is placed in .bss
,
while smaller symbols are placed in .sbss
.
-F
-32addr
These options are ignored for backward compatibility.
Next: Floating Point, Previous: Options, Up: Alpha Dependent Features [Contents][Index]
The assembler syntax closely follow the Alpha Reference Manual; assembler directives and general syntax closely follow the OSF/1 and OpenVMS syntax, with a few differences for ELF.
Next: Register Names, Up: Syntax [Contents][Index]
‘#’ is the line comment character. Note that if ‘#’ is the first character on a line then it can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
‘;’ can be used instead of a newline to separate statements.
Next: Relocations, Previous: Special Characters, Up: Syntax [Contents][Index]
The 32 integer registers are referred to as ‘$n’ or ‘$rn’. In addition, registers 15, 28, 29, and 30 may be referred to by the symbols ‘$fp’, ‘$at’, ‘$gp’, and ‘$sp’ respectively.
The 32 floating-point registers are referred to as ‘$fn’.
Previous: Register Names, Up: Syntax [Contents][Index]
Some of these relocations are available for ECOFF, but mostly only for ELF. They are modeled after the relocation format introduced in Digital Unix 4.0, but there are additions.
The format is ‘!tag’ or ‘!tag!number’ where tag is the name of the relocation. In some cases number is used to relate specific instructions.
The relocation is placed at the end of the instruction like so:
ldah $0,a($29) !gprelhigh lda $0,a($0) !gprellow ldq $1,b($29) !literal!100 ldl $2,0($1) !lituse_base!100
!literal
!literal!N
Used with an ldq
instruction to load the address of a symbol
from the GOT.
A sequence number N is optional, and if present is used to pair
lituse
relocations with this literal
relocation. The
lituse
relocations are used by the linker to optimize the code
based on the final location of the symbol.
Note that these optimizations are dependent on the data flow of the
program. Therefore, if any lituse
is paired with a
literal
relocation, then all uses of the register set by
the literal
instruction must also be marked with lituse
relocations. This is because the original literal
instruction
may be deleted or transformed into another instruction.
Also note that there may be a one-to-many relationship between
literal
and lituse
, but not a many-to-one. That is, if
there are two code paths that load up the same address and feed the
value to a single use, then the use may not use a lituse
relocation.
!lituse_base!N
Used with any memory format instruction (e.g. ldl
) to indicate
that the literal is used for an address load. The offset field of the
instruction must be zero. During relaxation, the code may be altered
to use a gp-relative load.
!lituse_jsr!N
Used with a register branch format instruction (e.g. jsr
) to
indicate that the literal is used for a call. During relaxation, the
code may be altered to use a direct branch (e.g. bsr
).
!lituse_jsrdirect!N
Similar to lituse_jsr
, but also that this call cannot be vectored
through a PLT entry. This is useful for functions with special calling
conventions which do not allow the normal call-clobbered registers to be
clobbered.
!lituse_bytoff!N
Used with a byte mask instruction (e.g. extbl
) to indicate
that only the low 3 bits of the address are relevant. During relaxation,
the code may be altered to use an immediate instead of a register shift.
!lituse_addr!N
Used with any other instruction to indicate that the original address
is in fact used, and the original ldq
instruction may not be
altered or deleted. This is useful in conjunction with lituse_jsr
to test whether a weak symbol is defined.
ldq $27,foo($29) !literal!1 beq $27,is_undef !lituse_addr!1 jsr $26,($27),foo !lituse_jsr!1
!lituse_tlsgd!N
Used with a register branch format instruction to indicate that the
literal is the call to __tls_get_addr
used to compute the
address of the thread-local storage variable whose descriptor was
loaded with !tlsgd!N
.
!lituse_tlsldm!N
Used with a register branch format instruction to indicate that the
literal is the call to __tls_get_addr
used to compute the
address of the base of the thread-local storage block for the current
module. The descriptor for the module must have been loaded with
!tlsldm!N
.
!gpdisp!N
Used with ldah
and lda
to load the GP from the current
address, a-la the ldgp
macro. The source register for the
ldah
instruction must contain the address of the ldah
instruction. There must be exactly one lda
instruction paired
with the ldah
instruction, though it may appear anywhere in
the instruction stream. The immediate operands must be zero.
bsr $26,foo ldah $29,0($26) !gpdisp!1 lda $29,0($29) !gpdisp!1
!gprelhigh
Used with an ldah
instruction to add the high 16 bits of a
32-bit displacement from the GP.
!gprellow
Used with any memory format instruction to add the low 16 bits of a 32-bit displacement from the GP.
!gprel
Used with any memory format instruction to add a 16-bit displacement from the GP.
!samegp
Used with any branch format instruction to skip the GP load at the
target address. The referenced symbol must have the same GP as the
source object file, and it must be declared to either not use $27
or perform a standard GP load in the first two instructions via the
.prologue
directive.
!tlsgd
!tlsgd!N
Used with an lda
instruction to load the address of a TLS
descriptor for a symbol in the GOT.
The sequence number N is optional, and if present it used to
pair the descriptor load with both the literal
loading the
address of the __tls_get_addr
function and the lituse_tlsgd
marking the call to that function.
For proper relaxation, both the tlsgd
, literal
and
lituse
relocations must be in the same extended basic block.
That is, the relocation with the lowest address must be executed
first at runtime.
!tlsldm
!tlsldm!N
Used with an lda
instruction to load the address of a TLS
descriptor for the current module in the GOT.
Similar in other respects to tlsgd
.
!gotdtprel
Used with an ldq
instruction to load the offset of the TLS
symbol within its module’s thread-local storage block. Also known
as the dynamic thread pointer offset or dtp-relative offset.
!dtprelhi
!dtprello
!dtprel
Like gprel
relocations except they compute dtp-relative offsets.
!gottprel
Used with an ldq
instruction to load the offset of the TLS
symbol from the thread pointer. Also known as the tp-relative offset.
!tprelhi
!tprello
!tprel
Like gprel
relocations except they compute tp-relative offsets.
Next: Alpha Assembler Directives, Previous: Syntax, Up: Alpha Dependent Features [Contents][Index]
The Alpha family uses both IEEE and VAX floating-point numbers.
Next: Opcodes, Previous: Floating Point, Up: Alpha Dependent Features [Contents][Index]
as
for the Alpha supports many additional directives for
compatibility with the native assembler. This section describes them only
briefly.
These are the additional directives in as
for the Alpha:
.arch cpu
Specifies the target processor. This is equivalent to the -mcpu command-line option. See Options, for a list of values for cpu.
.ent function[, n]
Mark the beginning of function. An optional number may follow for
compatibility with the OSF/1 assembler, but is ignored. When generating
.mdebug
information, this will create a procedure descriptor for
the function. In ELF, it will mark the symbol as a function a-la the
generic .type
directive.
.end function
Mark the end of function. In ELF, it will set the size of the symbol
a-la the generic .size
directive.
.mask mask, offset
Indicate which of the integer registers are saved in the current
function’s stack frame. mask is interpreted a bit mask in which
bit n set indicates that register n is saved. The registers
are saved in a block located offset bytes from the canonical
frame address (CFA) which is the value of the stack pointer on entry to
the function. The registers are saved sequentially, except that the
return address register (normally $26
) is saved first.
This and the other directives that describe the stack frame are
currently only used when generating .mdebug
information. They
may in the future be used to generate DWARF2 .debug_frame
unwind
information for hand written assembly.
.fmask mask, offset
Indicate which of the floating-point registers are saved in the current
stack frame. The mask and offset parameters are interpreted
as with .mask
.
.frame framereg, frameoffset, retreg[, argoffset]
Describes the shape of the stack frame. The frame pointer in use is
framereg; normally this is either $fp
or $sp
. The
frame pointer is frameoffset bytes below the CFA. The return
address is initially located in retreg until it is saved as
indicated in .mask
. For compatibility with OSF/1 an optional
argoffset parameter is accepted and ignored. It is believed to
indicate the offset from the CFA to the saved argument registers.
.prologue n
Indicate that the stack frame is set up and all registers have been
spilled. The argument n indicates whether and how the function
uses the incoming procedure vector (the address of the called
function) in $27
. 0 indicates that $27
is not used; 1
indicates that the first two instructions of the function use $27
to perform a load of the GP register; 2 indicates that $27
is
used in some non-standard way and so the linker cannot elide the load of
the procedure vector during relaxation.
.usepv function, which
Used to indicate the use of the $27
register, similar to
.prologue
, but without the other semantics of needing to
be inside an open .ent
/.end
block.
The which argument should be either no
, indicating that
$27
is not used, or std
, indicating that the first two
instructions of the function perform a GP load.
One might use this directive instead of .prologue
if you are
also using dwarf2 CFI directives.
.gprel32 expression
Computes the difference between the address in expression and the GP for the current object file, and stores it in 4 bytes. In addition to being smaller than a full 8 byte address, this also does not require a dynamic relocation when used in a shared library.
.t_floating expression
Stores expression as an IEEE double precision value.
.s_floating expression
Stores expression as an IEEE single precision value.
.f_floating expression
Stores expression as a VAX F format value.
.g_floating expression
Stores expression as a VAX G format value.
.d_floating expression
Stores expression as a VAX D format value.
.set feature
Enables or disables various assembler features. Using the positive name of the feature enables while using ‘nofeature’ disables.
at
Indicates that macro expansions may clobber the assembler
temporary ($at
or $28
) register. Some macros may not be
expanded without this and will generate an error message if noat
is in effect. When at
is in effect, a warning will be generated
if $at
is used by the programmer.
macro
Enables the expansion of macro instructions. Note that variants of real
instructions, such as br label
vs br $31,label
are
considered alternate forms and not macros.
move
reorder
volatile
These control whether and how the assembler may re-order instructions.
Accepted for compatibility with the OSF/1 assembler, but as
does not do instruction scheduling, so these features are ignored.
The following directives are recognized for compatibility with the OSF/1 assembler but are ignored.
.proc .aproc .reguse .livereg .option .aent .ugen .eflag .alias .noalias
Previous: Alpha Assembler Directives, Up: Alpha Dependent Features [Contents][Index]
For detailed information on the Alpha machine instruction set, see the Alpha Architecture Handbook.
Next: ARM Dependent Features, Previous: Alpha Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: ARC Dependent Features [Contents][Index]
The following options control the type of CPU for which code is assembled, and generic constraints on the code generated:
-mcpu=cpu
¶Set architecture type and register usage for cpu. There are also shortcut alias options available for backward compatibility and convenience. Supported values for cpu are
arc600
Assemble for ARC 600. Aliases: -mA6
, -mARC600
.
arc600_norm
Assemble for ARC 600 with norm instructions.
arc600_mul64
Assemble for ARC 600 with mul64 instructions.
arc600_mul32x16
Assemble for ARC 600 with mul32x16 instructions.
arc601
¶Assemble for ARC 601. Alias: -mARC601
.
arc601_norm
Assemble for ARC 601 with norm instructions.
arc601_mul64
Assemble for ARC 601 with mul64 instructions.
arc601_mul32x16
Assemble for ARC 601 with mul32x16 instructions.
arc700
¶Assemble for ARC 700. Aliases: -mA7
, -mARC700
.
arcem
¶Assemble for ARC EM. Aliases: -mEM
em
Assemble for ARC EM, identical as arcem variant.
em4
Assemble for ARC EM with code-density instructions.
em4_dmips
Assemble for ARC EM with code-density instructions.
em4_fpus
Assemble for ARC EM with code-density instructions.
em4_fpuda
Assemble for ARC EM with code-density, and double-precision assist instructions.
quarkse_em
Assemble for QuarkSE-EM cpu.
archs
¶Assemble for ARC HS. Aliases: -mHS
, -mav2hs
.
hs
Assemble for ARC HS.
hs34
Assemble for ARC HS34.
hs38
Assemble for ARC HS38.
hs38_linux
Assemble for ARC HS38 with floating point support on.
nps400
¶Assemble for ARC 700 with NPS-400 extended instructions.
Note: the .cpu
directive (see ARC Machine Directives) can
to be used to select a core variant from within assembly code.
-EB
This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.
-EL
This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor - this is the default.
-mcode-density
This option turns on Code Density instructions. Only valid for ARC EM processors.
-mrelax
Enable support for assembly-time relaxation. The assembler will replace a longer version of an instruction with a shorter one, whenever it is possible.
-mnps400
Enable support for NPS-400 extended instructions.
-mspfp
Enable support for single-precision floating point instructions.
-mdpfp
Enable support for double-precision floating point instructions.
-mfpuda
Enable support for double-precision assist floating point instructions. Only valid for ARC EM processors.
Next: ARC Machine Directives, Previous: Options, Up: ARC Dependent Features [Contents][Index]
Next: Register Names, Up: Syntax [Contents][Index]
%
¶A register name can optionally be prefixed by a ‘%’ character. So
register %r0
is equivalent to r0
in the assembly code.
#
¶The presence of a ‘#’ character within a line (but not at the start of a line) indicates the start of a comment that extends to the end of the current line.
Note: if a line starts with a ‘#’ character then it can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
@
¶Prefixing an operand with an ‘@’ specifies that the operand is a symbol and not a register. This is how the assembler disambiguates the use of an ARC register name as a symbol. So the instruction
mov r0, @r0
moves the address of symbol r0
into register r0
.
`
¶The ‘`’ (backtick) character is used to separate statements on a single line.
-
¶Used as a separator to obtain a sequence of commands from a C preprocessor macro.
Previous: Special Characters, Up: Syntax [Contents][Index]
The ARC assembler uses the following register names for its core registers:
r0-r31
¶The core general registers. Registers r26
through r31
have special functions, and are usually referred to by those synonyms.
gp
¶The global pointer and a synonym for r26
.
fp
¶The frame pointer and a synonym for r27
.
sp
¶The stack pointer and a synonym for r28
.
ilink1
¶For ARC 600 and ARC 700, the level 1 interrupt link register and a
synonym for r29
. Not supported for ARCv2.
ilink
¶For ARCv2, the interrupt link register and a synonym for r29
.
Not supported for ARC 600 and ARC 700.
ilink2
¶For ARC 600 and ARC 700, the level 2 interrupt link register and a
synonym for r30
. Not supported for ARC v2.
blink
¶The link register and a synonym for r31
.
r32-r59
¶The extension core registers.
lp_count
¶The loop count register.
pcl
¶The word aligned program counter.
In addition the ARC processor has a large number of auxiliary registers. The precise set depends on the extensions being supported, but the following baseline set are always defined:
identity
¶Processor Identification register. Auxiliary register address 0x4.
pc
¶Program Counter. Auxiliary register address 0x6.
status32
¶Status register. Auxiliary register address 0x0a.
bta
¶Branch Target Address. Auxiliary register address 0x412.
ecr
¶Exception Cause Register. Auxiliary register address 0x403.
int_vector_base
¶Interrupt Vector Base address. Auxiliary register address 0x25.
status32_p0
¶Stored STATUS32 register on entry to level P0 interrupts. Auxiliary register address 0xb.
aux_user_sp
¶Saved User Stack Pointer. Auxiliary register address 0xd.
eret
¶Exception Return Address. Auxiliary register address 0x400.
erbta
¶BTA saved on exception entry. Auxiliary register address 0x401.
erstatus
¶STATUS32 saved on exception. Auxiliary register address 0x402.
bcr_ver
¶Build Configuration Registers Version. Auxiliary register address 0x60.
bta_link_build
¶Build configuration for: BTA Registers. Auxiliary register address 0x63.
vecbase_ac_build
¶Build configuration for: Interrupts. Auxiliary register address 0x68.
rf_build
¶Build configuration for: Core Registers. Auxiliary register address 0x6e.
dccm_build
¶DCCM RAM Configuration Register. Auxiliary register address 0xc1.
Additional auxiliary register names are defined according to the processor architecture version and extensions selected by the options.
Next: ARC Assembler Modifiers, Previous: Syntax, Up: ARC Dependent Features [Contents][Index]
The ARC version of as
supports the following additional
machine directives:
.lcomm symbol, length[, alignment]
Reserve length (an absolute expression) bytes for a local common
denoted by symbol. The section and value of symbol are
those of the new local common. The addresses are allocated in the bss
section, so that at run-time the bytes start off zeroed. Since
symbol is not declared global, it is normally not visible to
ld
. The optional third parameter, alignment,
specifies the desired alignment of the symbol in the bss section,
specified as a byte boundary (for example, an alignment of 16 means
that the least significant 4 bits of the address should be zero). The
alignment must be an absolute expression, and it must be a power of
two. If no alignment is specified, as will set the alignment to the
largest power of two less than or equal to the size of the symbol, up
to a maximum of 16.
.lcommon symbol, length[, alignment]
The same as lcomm
directive.
.cpu cpu
The .cpu
directive must be followed by the desired core
version. Permitted values for CPU are:
ARC600
Assemble for the ARC600 instruction set.
arc600_norm
Assemble for ARC 600 with norm instructions.
arc600_mul64
Assemble for ARC 600 with mul64 instructions.
arc600_mul32x16
Assemble for ARC 600 with mul32x16 instructions.
arc601
Assemble for ARC 601 instruction set.
arc601_norm
Assemble for ARC 601 with norm instructions.
arc601_mul64
Assemble for ARC 601 with mul64 instructions.
arc601_mul32x16
Assemble for ARC 601 with mul32x16 instructions.
ARC700
Assemble for the ARC700 instruction set.
NPS400
Assemble for the NPS400 instruction set.
EM
Assemble for the ARC EM instruction set.
arcem
Assemble for ARC EM instruction set
em4
Assemble for ARC EM with code-density instructions.
em4_dmips
Assemble for ARC EM with code-density instructions.
em4_fpus
Assemble for ARC EM with code-density instructions.
em4_fpuda
Assemble for ARC EM with code-density, and double-precision assist instructions.
quarkse_em
Assemble for QuarkSE-EM instruction set.
HS
Assemble for the ARC HS instruction set.
archs
Assemble for ARC HS instruction set.
hs
Assemble for ARC HS instruction set.
hs34
Assemble for ARC HS34 instruction set.
hs38
Assemble for ARC HS38 instruction set.
hs38_linux
Assemble for ARC HS38 with floating point support on.
Note: the .cpu
directive overrides the command-line option
-mcpu=cpu
; a warning is emitted when the version is not
consistent between the two.
.extAuxRegister name, addr, mode
¶Auxiliary registers can be defined in the assembler source code by using this directive. The first parameter, name, is the name of the new auxiliary register. The second parameter, addr, is address the of the auxiliary register. The third parameter, mode, specifies whether the register is readable and/or writable and is one of:
r
Read only;
w
Write only;
r|w
Read and write.
For example:
.extAuxRegister mulhi, 0x12, w
specifies a write only extension auxiliary register, mulhi at address 0x12.
.extCondCode suffix, val
¶ARC supports extensible condition codes. This directive defines a new condition code, to be known by the suffix, suffix and will depend on the value, val in the condition code.
For example:
.extCondCode is_busy,0x14 add.is_busy r1,r2,r3
will only execute the add
instruction if the condition code
value is 0x14.
.extCoreRegister name, regnum, mode, shortcut
¶Specifies an extension core register named name as a synonym for the register numbered regnum. The register number must be between 32 and 59. The third argument, mode, indicates whether the register is readable and/or writable and is one of:
r
Read only;
w
Write only;
r|w
Read and write.
The final parameter, shortcut indicates whether the register has a short cut in the pipeline. The valid values are:
can_shortcut
The register has a short cut in the pipeline;
cannot_shortcut
The register does not have a short cut in the pipeline.
For example:
.extCoreRegister mlo, 57, r , can_shortcut
defines a read only extension core register, mlo
, which is
register 57, and can short cut the pipeline.
.extInstruction name, opcode, subopcode, suffixclass, syntaxclass
¶ARC allows the user to specify extension instructions. These extension instructions are not macros; the assembler creates encodings for use of these instructions according to the specification by the user.
The first argument, name, gives the name of the instruction.
The second argument, opcode, is the opcode to be used (bits 31:27 in the encoding).
The third argument, subopcode, is the sub-opcode to be used, but the correct value also depends on the fifth argument, syntaxclass
The fourth argument, suffixclass, determines the kinds of suffixes to be allowed. Valid values are:
SUFFIX_NONE
No suffixes are permitted;
SUFFIX_COND
Conditional suffixes are permitted;
SUFFIX_FLAG
Flag setting suffixes are permitted.
SUFFIX_COND|SUFFIX_FLAG
Both conditional and flag setting suffices are permitted.
The fifth and final argument, syntaxclass, determines the syntax class for the instruction. It can have the following values:
SYNTAX_2OP
Two Operand Instruction;
SYNTAX_3OP
Three Operand Instruction.
SYNTAX_1OP
One Operand Instruction.
SYNTAX_NOP
No Operand Instruction.
The syntax class may be followed by ‘|’ and one of the following modifiers.
OP1_MUST_BE_IMM
Modifies syntax class SYNTAX_3OP
, specifying that the first
operand of a three-operand instruction must be an immediate (i.e., the
result is discarded). This is usually used to set the flags using
specific instructions and not retain results.
OP1_IMM_IMPLIED
Modifies syntax class SYNTAX_20P
, specifying that there is an
implied immediate destination operand which does not appear in the
syntax.
For example, if the source code contains an instruction like:
inst r1,r2
the first argument is an implied immediate (that is, the result is discarded). This is the same as though the source code were: inst 0,r1,r2.
For example, defining a 64-bit multiplier with immediate operands:
.extInstruction mp64, 0x07, 0x2d, SUFFIX_COND|SUFFIX_FLAG, SYNTAX_3OP|OP1_MUST_BE_IMM
which specifies an extension instruction named mp64
with 3
operands. It sets the flags and can be used with a condition code,
for which the first operand is an immediate, i.e. equivalent to
discarding the result of the operation.
A two operands instruction variant would be:
.extInstruction mul64, 0x07, 0x2d, SUFFIX_COND, SYNTAX_2OP|OP1_IMM_IMPLIED
which describes a two operand instruction with an implicit first immediate operand. The result of this operation would be discarded.
.arc_attribute tag, value
Set the ARC object attribute tag to value.
The tag is either an attribute number, or one of the following:
Tag_ARC_PCS_config
, Tag_ARC_CPU_base
,
Tag_ARC_CPU_variation
, Tag_ARC_CPU_name
,
Tag_ARC_ABI_rf16
, Tag_ARC_ABI_osver
, Tag_ARC_ABI_sda
,
Tag_ARC_ABI_pic
, Tag_ARC_ABI_tls
, Tag_ARC_ABI_enumsize
,
Tag_ARC_ABI_exceptions
, Tag_ARC_ABI_double_size
,
Tag_ARC_ISA_config
, Tag_ARC_ISA_apex
,
Tag_ARC_ISA_mpy_option
The value is either a number
, "string"
, or
number, "string"
depending on the tag.
Next: ARC Pre-defined Symbols, Previous: ARC Machine Directives, Up: ARC Dependent Features [Contents][Index]
The following additional assembler modifiers have been added for position-independent code. These modifiers are available only with the ARC 700 and above processors and generate relocation entries, which are interpreted by the linker as follows:
@pcl(symbol)
¶Relative distance of symbol’s from the current program counter location.
@gotpc(symbol)
¶Relative distance of symbol’s Global Offset Table entry from the current program counter location.
@gotoff(symbol)
¶Distance of symbol from the base of the Global Offset Table.
@plt(symbol)
¶Distance of symbol’s Procedure Linkage Table entry from the current program counter. This is valid only with branch and link instructions and PC-relative calls.
@sda(symbol)
¶Relative distance of symbol from the base of the Small Data Pointer.
Next: Opcodes, Previous: ARC Assembler Modifiers, Up: ARC Dependent Features [Contents][Index]
The following assembler symbols will prove useful when developing position-independent code. These symbols are available only with the ARC 700 and above processors.
__GLOBAL_OFFSET_TABLE__
¶Symbol referring to the base of the Global Offset Table.
__DYNAMIC__
¶An alias for the Global Offset Table
Base__GLOBAL_OFFSET_TABLE__
. It can be used only with
@gotpc
modifiers.
Previous: ARC Pre-defined Symbols, Up: ARC Dependent Features [Contents][Index]
For information on the ARC instruction set, see ARC Programmers Reference Manual, available where you download the processor IP library.
Next: AVR Dependent Features, Previous: ARC Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: ARM Dependent Features [Contents][Index]
-mcpu=processor[+extension…]
This option specifies the target processor. The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor. The following processor names are
recognized:
arm1
,
arm2
,
arm250
,
arm3
,
arm6
,
arm60
,
arm600
,
arm610
,
arm620
,
arm7
,
arm7m
,
arm7d
,
arm7dm
,
arm7di
,
arm7dmi
,
arm70
,
arm700
,
arm700i
,
arm710
,
arm710t
,
arm720
,
arm720t
,
arm740t
,
arm710c
,
arm7100
,
arm7500
,
arm7500fe
,
arm7t
,
arm7tdmi
,
arm7tdmi-s
,
arm8
,
arm810
,
strongarm
,
strongarm1
,
strongarm110
,
strongarm1100
,
strongarm1110
,
arm9
,
arm920
,
arm920t
,
arm922t
,
arm940t
,
arm9tdmi
,
fa526
(Faraday FA526 processor),
fa626
(Faraday FA626 processor),
arm9e
,
arm926e
,
arm926ej-s
,
arm946e-r0
,
arm946e
,
arm946e-s
,
arm966e-r0
,
arm966e
,
arm966e-s
,
arm968e-s
,
arm10t
,
arm10tdmi
,
arm10e
,
arm1020
,
arm1020t
,
arm1020e
,
arm1022e
,
arm1026ej-s
,
fa606te
(Faraday FA606TE processor),
fa616te
(Faraday FA616TE processor),
fa626te
(Faraday FA626TE processor),
fmp626
(Faraday FMP626 processor),
fa726te
(Faraday FA726TE processor),
arm1136j-s
,
arm1136jf-s
,
arm1156t2-s
,
arm1156t2f-s
,
arm1176jz-s
,
arm1176jzf-s
,
mpcore
,
mpcorenovfp
,
cortex-a5
,
cortex-a7
,
cortex-a8
,
cortex-a9
,
cortex-a15
,
cortex-a17
,
cortex-a32
,
cortex-a35
,
cortex-a53
,
cortex-a55
,
cortex-a57
,
cortex-a72
,
cortex-a73
,
cortex-a75
,
cortex-a76
,
cortex-a76ae
,
cortex-a77
,
cortex-a78
,
cortex-a78ae
,
cortex-a78c
,
cortex-a710
,
ares
,
cortex-r4
,
cortex-r4f
,
cortex-r5
,
cortex-r7
,
cortex-r8
,
cortex-r52
,
cortex-r52plus
,
cortex-m35p
,
cortex-m33
,
cortex-m23
,
cortex-m7
,
cortex-m4
,
cortex-m3
,
cortex-m1
,
cortex-m0
,
cortex-m0plus
,
cortex-x1
,
cortex-x1c
,
exynos-m1
,
marvell-pj4
,
marvell-whitney
,
neoverse-n1
,
neoverse-n2
,
neoverse-v1
,
xgene1
,
xgene2
,
ep9312
(ARM920 with Cirrus Maverick coprocessor),
i80200
(Intel XScale processor)
iwmmxt
(Intel XScale processor with Wireless MMX technology coprocessor)
and
xscale
.
The special name all
may be used to allow the
assembler to accept instructions valid for any ARM processor.
In addition to the basic instruction set, the assembler can be told to
accept various extension mnemonics that extend the processor using the
co-processor instruction space. For example, -mcpu=arm920+maverick
is equivalent to specifying -mcpu=ep9312
.
Multiple extensions may be specified, separated by a +
. The
extensions should be specified in ascending alphabetical order.
Some extensions may be restricted to particular architectures; this is documented in the list of extensions below.
Extension mnemonics may also be removed from those the assembler accepts.
This is done be prepending no
to the option that adds the extension.
Extensions that are removed should be listed after all extensions which have
been added, again in ascending alphabetical order. For example,
-mcpu=ep9312+nomaverick
is equivalent to specifying -mcpu=arm920
.
The following extensions are currently supported:
bf16
(BFloat16 extensions for v8.6-A architecture),
i8mm
(Int8 Matrix Multiply extensions for v8.6-A architecture),
crc
crypto
(Cryptography Extensions for v8-A architecture, implies fp+simd
),
dotprod
(Dot Product Extensions for v8.2-A architecture, implies fp+simd
),
fp
(Floating Point Extensions for v8-A architecture),
fp16
(FP16 Extensions for v8.2-A architecture, implies fp
),
fp16fml
(FP16 Floating Point Multiplication Variant Extensions for v8.2-A architecture, implies fp16
),
idiv
(Integer Divide Extensions for v7-A and v7-R architectures),
iwmmxt
,
iwmmxt2
,
xscale
,
maverick
,
mp
(Multiprocessing Extensions for v7-A and v7-R
architectures),
os
(Operating System for v6M architecture),
predres
(Execution and Data Prediction Restriction Instruction for
v8-A architectures, added by default from v8.5-A),
sb
(Speculation Barrier Instruction for v8-A architectures, added by
default from v8.5-A),
sec
(Security Extensions for v6K and v7-A architectures),
simd
(Advanced SIMD Extensions for v8-A architecture, implies fp
),
virt
(Virtualization Extensions for v7-A architecture, implies
idiv
),
pan
(Privileged Access Never Extensions for v8-A architecture),
ras
(Reliability, Availability and Serviceability extensions
for v8-A architecture),
rdma
(ARMv8.1 Advanced SIMD extensions for v8-A architecture, implies
simd
)
and
xscale
.
-march=architecture[+extension…]
This option specifies the target architecture. The assembler will issue
an error message if an attempt is made to assemble an instruction which
will not execute on the target architecture. The following architecture
names are recognized:
armv1
,
armv2
,
armv2a
,
armv2s
,
armv3
,
armv3m
,
armv4
,
armv4xm
,
armv4t
,
armv4txm
,
armv5
,
armv5t
,
armv5txm
,
armv5te
,
armv5texp
,
armv6
,
armv6j
,
armv6k
,
armv6z
,
armv6kz
,
armv6-m
,
armv6s-m
,
armv7
,
armv7-a
,
armv7ve
,
armv7-r
,
armv7-m
,
armv7e-m
,
armv8-a
,
armv8.1-a
,
armv8.2-a
,
armv8.3-a
,
armv8-r
,
armv8.4-a
,
armv8.5-a
,
armv8-m.base
,
armv8-m.main
,
armv8.1-m.main
,
armv8.6-a
,
armv8.7-a
,
armv8.8-a
,
armv9-a
,
iwmmxt
,
iwmmxt2
and
xscale
.
If both -mcpu
and
-march
are specified, the assembler will use
the setting for -mcpu
.
The architecture option can be extended with a set extension options. These
extensions are context sensitive, i.e. the same extension may mean different
things when used with different architectures. When used together with a
-mfpu
option, the union of both feature enablement is taken.
See their availability and meaning below:
For armv5te
, armv5texp
, armv5tej
, armv6
, armv6j
, armv6k
, armv6z
, armv6kz
, armv6zk
, armv6t2
, armv6kt2
and armv6zt2
:
+fp
: Enables VFPv2 instructions.
+nofp
: Disables all FPU instrunctions.
For armv7
:
+fp
: Enables VFPv3 instructions with 16 double-word registers.
+nofp
: Disables all FPU instructions.
For armv7-a
:
+fp
: Enables VFPv3 instructions with 16 double-word registers.
+vfpv3-d16
: Alias for +fp
.
+vfpv3
: Enables VFPv3 instructions with 32 double-word registers.
+vfpv3-d16-fp16
: Enables VFPv3 with half precision floating-point
conversion instructions and 16 double-word registers.
+vfpv3-fp16
: Enables VFPv3 with half precision floating-point conversion
instructions and 32 double-word registers.
+vfpv4-d16
: Enables VFPv4 instructions with 16 double-word registers.
+vfpv4
: Enables VFPv4 instructions with 32 double-word registers.
+simd
: Enables VFPv3 and NEONv1 instructions with 32 double-word
registers.
+neon
: Alias for +simd
.
+neon-vfpv3
: Alias for +simd
.
+neon-fp16
: Enables VFPv3, half precision floating-point conversion and
NEONv1 instructions with 32 double-word registers.
+neon-vfpv4
: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32
double-word registers.
+mp
: Enables Multiprocessing Extensions.
+sec
: Enables Security Extensions.
+nofp
: Disables all FPU and NEON instructions.
+nosimd
: Disables all NEON instructions.
For armv7ve
:
+fp
: Enables VFPv4 instructions with 16 double-word registers.
+vfpv4-d16
: Alias for +fp
.
+vfpv3-d16
: Enables VFPv3 instructions with 16 double-word registers.
+vfpv3
: Enables VFPv3 instructions with 32 double-word registers.
+vfpv3-d16-fp16
: Enables VFPv3 with half precision floating-point
conversion instructions and 16 double-word registers.
+vfpv3-fp16
: Enables VFPv3 with half precision floating-point conversion
instructions and 32 double-word registers.
+vfpv4
: Enables VFPv4 instructions with 32 double-word registers.
+simd
: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32
double-word registers.
+neon-vfpv4
: Alias for +simd
.
+neon
: Enables VFPv3 and NEONv1 instructions with 32 double-word
registers.
+neon-vfpv3
: Alias for +neon
.
+neon-fp16
: Enables VFPv3, half precision floating-point conversion and
NEONv1 instructions with 32 double-word registers.
double-word registers.
+nofp
: Disables all FPU and NEON instructions.
+nosimd
: Disables all NEON instructions.
For armv7-r
:
+fp.sp
: Enables single-precision only VFPv3 instructions with 16
double-word registers.
+vfpv3xd
: Alias for +fp.sp
.
+fp
: Enables VFPv3 instructions with 16 double-word registers.
+vfpv3-d16
: Alias for +fp
.
+vfpv3xd-fp16
: Enables single-precision only VFPv3 and half
floating-point conversion instructions with 16 double-word registers.
+vfpv3-d16-fp16
: Enables VFPv3 and half precision floating-point
conversion instructions with 16 double-word registers.
+idiv
: Enables integer division instructions in ARM mode.
+nofp
: Disables all FPU instructions.
For armv7e-m
:
+fp
: Enables single-precision only VFPv4 instructions with 16
double-word registers.
+vfpvf4-sp-d16
: Alias for +fp
.
+fpv5
: Enables single-precision only VFPv5 instructions with 16
double-word registers.
+fp.dp
: Enables VFPv5 instructions with 16 double-word registers.
+fpv5-d16"
: Alias for +fp.dp
.
+nofp
: Disables all FPU instructions.
For armv8-m.main
:
+dsp
: Enables DSP Extension.
+fp
: Enables single-precision only VFPv5 instructions with 16
double-word registers.
+fp.dp
: Enables VFPv5 instructions with 16 double-word registers.
+cdecp0
(CDE extensions for v8-m architecture with coprocessor 0),
+cdecp1
(CDE extensions for v8-m architecture with coprocessor 1),
+cdecp2
(CDE extensions for v8-m architecture with coprocessor 2),
+cdecp3
(CDE extensions for v8-m architecture with coprocessor 3),
+cdecp4
(CDE extensions for v8-m architecture with coprocessor 4),
+cdecp5
(CDE extensions for v8-m architecture with coprocessor 5),
+cdecp6
(CDE extensions for v8-m architecture with coprocessor 6),
+cdecp7
(CDE extensions for v8-m architecture with coprocessor 7),
+nofp
: Disables all FPU instructions.
+nodsp
: Disables DSP Extension.
For armv8.1-m.main
:
+dsp
: Enables DSP Extension.
+fp
: Enables single and half precision scalar Floating Point Extensions
for Armv8.1-M Mainline with 16 double-word registers.
+fp.dp
: Enables double precision scalar Floating Point Extensions for
Armv8.1-M Mainline, implies +fp
.
+mve
: Enables integer only M-profile Vector Extension for
Armv8.1-M Mainline, implies +dsp
.
+mve.fp
: Enables Floating Point M-profile Vector Extension for
Armv8.1-M Mainline, implies +mve
and +fp
.
+nofp
: Disables all FPU instructions.
+nodsp
: Disables DSP Extension.
+nomve
: Disables all M-profile Vector Extensions.
For armv8-a
:
+crc
: Enables CRC32 Extension.
+simd
: Enables VFP and NEON for Armv8-A.
+crypto
: Enables Cryptography Extensions for Armv8-A, implies
+simd
.
+sb
: Enables Speculation Barrier Instruction for Armv8-A.
+predres
: Enables Execution and Data Prediction Restriction Instruction
for Armv8-A.
+nofp
: Disables all FPU, NEON and Cryptography Extensions.
+nocrypto
: Disables Cryptography Extensions.
For armv8.1-a
:
+simd
: Enables VFP and NEON for Armv8.1-A.
+crypto
: Enables Cryptography Extensions for Armv8-A, implies
+simd
.
+sb
: Enables Speculation Barrier Instruction for Armv8-A.
+predres
: Enables Execution and Data Prediction Restriction Instruction
for Armv8-A.
+nofp
: Disables all FPU, NEON and Cryptography Extensions.
+nocrypto
: Disables Cryptography Extensions.
For armv8.2-a
and armv8.3-a
:
+simd
: Enables VFP and NEON for Armv8.1-A.
+fp16
: Enables FP16 Extension for Armv8.2-A, implies +simd
.
+fp16fml
: Enables FP16 Floating Point Multiplication Variant Extensions
for Armv8.2-A, implies +fp16
.
+crypto
: Enables Cryptography Extensions for Armv8-A, implies
+simd
.
+dotprod
: Enables Dot Product Extensions for Armv8.2-A, implies
+simd
.
+sb
: Enables Speculation Barrier Instruction for Armv8-A.
+predres
: Enables Execution and Data Prediction Restriction Instruction
for Armv8-A.
+nofp
: Disables all FPU, NEON, Cryptography and Dot Product Extensions.
+nocrypto
: Disables Cryptography Extensions.
For armv8.4-a
:
+simd
: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for
Armv8.2-A.
+fp16
: Enables FP16 Floating Point and Floating Point Multiplication
Variant Extensions for Armv8.2-A, implies +simd
.
+crypto
: Enables Cryptography Extensions for Armv8-A, implies
+simd
.
+sb
: Enables Speculation Barrier Instruction for Armv8-A.
+predres
: Enables Execution and Data Prediction Restriction Instruction
for Armv8-A.
+nofp
: Disables all FPU, NEON, Cryptography and Dot Product Extensions.
+nocryptp
: Disables Cryptography Extensions.
For armv8.5-a
:
+simd
: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for
Armv8.2-A.
+fp16
: Enables FP16 Floating Point and Floating Point Multiplication
Variant Extensions for Armv8.2-A, implies +simd
.
+crypto
: Enables Cryptography Extensions for Armv8-A, implies
+simd
.
+nofp
: Disables all FPU, NEON, Cryptography and Dot Product Extensions.
+nocryptp
: Disables Cryptography Extensions.
-mfpu=floating-point-format
This option specifies the floating point format to assemble for. The
assembler will issue an error message if an attempt is made to assemble
an instruction which will not execute on the target floating point unit.
The following format options are recognized:
softfpa
,
fpe
,
fpe2
,
fpe3
,
fpa
,
fpa10
,
fpa11
,
arm7500fe
,
softvfp
,
softvfp+vfp
,
vfp
,
vfp10
,
vfp10-r0
,
vfp9
,
vfpxd
,
vfpv2
,
vfpv3
,
vfpv3-fp16
,
vfpv3-d16
,
vfpv3-d16-fp16
,
vfpv3xd
,
vfpv3xd-d16
,
vfpv4
,
vfpv4-d16
,
fpv4-sp-d16
,
fpv5-sp-d16
,
fpv5-d16
,
fp-armv8
,
arm1020t
,
arm1020e
,
arm1136jf-s
,
maverick
,
neon
,
neon-vfpv3
,
neon-fp16
,
neon-vfpv4
,
neon-fp-armv8
,
crypto-neon-fp-armv8
,
neon-fp-armv8.1
and
crypto-neon-fp-armv8.1
.
In addition to determining which instructions are assembled, this option
also affects the way in which the .double
assembler directive behaves
when assembling little-endian code.
The default is dependent on the processor selected. For Architecture 5 or later, the default is to assemble for VFP instructions; for earlier architectures the default is to assemble for FPA instructions.
-mfp16-format=format
This option specifies the half-precision floating point format to use
when assembling floating point numbers emitted by the .float16
directive.
The following format options are recognized:
ieee
,
alternative
.
If ieee
is specified then the IEEE 754-2008 half-precision floating
point format is used, if alternative
is specified then the Arm
alternative half-precision format is used. If this option is set on the
command line then the format is fixed and cannot be changed with
the float16_format
directive. If this value is not set then
the IEEE 754-2008 format is used until the format is explicitly set with
the float16_format
directive.
-mthumb
This option specifies that the assembler should start assembling Thumb
instructions; that is, it should behave as though the file starts with a
.code 16
directive.
-mthumb-interwork
This option specifies that the output generated by the assembler should
be marked as supporting interworking. It also affects the behaviour
of the ADR
and ADRL
pseudo opcodes.
-mimplicit-it=never
-mimplicit-it=always
-mimplicit-it=arm
-mimplicit-it=thumb
The -mimplicit-it
option controls the behavior of the assembler when
conditional instructions are not enclosed in IT blocks.
There are four possible behaviors.
If never
is specified, such constructs cause a warning in ARM
code and an error in Thumb-2 code.
If always
is specified, such constructs are accepted in both
ARM and Thumb-2 code, where the IT instruction is added implicitly.
If arm
is specified, such constructs are accepted in ARM code
and cause an error in Thumb-2 code.
If thumb
is specified, such constructs cause a warning in ARM
code and are accepted in Thumb-2 code. If you omit this option, the
behavior is equivalent to -mimplicit-it=arm
.
-mapcs-26
-mapcs-32
These options specify that the output generated by the assembler should be marked as supporting the indicated version of the Arm Procedure. Calling Standard.
-matpcs
This option specifies that the output generated by the assembler should be marked as supporting the Arm/Thumb Procedure Calling Standard. If enabled this option will cause the assembler to create an empty debugging section in the object file called .arm.atpcs. Debuggers can use this to determine the ABI being used by.
-mapcs-float
This indicates the floating point variant of the APCS should be used. In this variant floating point arguments are passed in FP registers rather than integer registers.
-mapcs-reentrant
This indicates that the reentrant variant of the APCS should be used. This variant supports position independent code.
-mfloat-abi=abi
This option specifies that the output generated by the assembler should be
marked as using specified floating point ABI.
The following values are recognized:
soft
,
softfp
and
hard
.
-meabi=ver
This option specifies which EABI version the produced object files should
conform to.
The following values are recognized:
gnu
,
4
and
5
.
-EB
This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.
Note: If a program is being built for a system with big-endian data and little-endian instructions then it should be assembled with the -EB option, (all of it, code and data) and then linked with the --be8 option. This will reverse the endianness of the instructions back to little-endian, but leave the data as big-endian.
-EL
This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor.
-k
This option specifies that the output of the assembler should be marked as position-independent code (PIC).
--fix-v4bx
Allow BX
instructions in ARMv4 code. This is intended for use with
the linker option of the same name.
-mwarn-deprecated
-mno-warn-deprecated
Enable or disable warnings about using deprecated options or features. The default is to warn.
-mccs
Turns on CodeComposer Studio assembly syntax compatibility mode.
-mwarn-syms
-mno-warn-syms
Enable or disable warnings about symbols that match the names of ARM instructions. The default is to warn.
Next: Floating Point, Previous: Options, Up: ARM Dependent Features [Contents][Index]
Next: Special Characters, Up: Syntax [Contents][Index]
Two slightly different syntaxes are support for ARM and THUMB
instructions. The default, divided
, uses the old style where
ARM and THUMB instructions had their own, separate syntaxes. The new,
unified
syntax, which can be selected via the .syntax
directive, and has the following main features:
#
prefix.
IT
instruction may appear, and if it does it is validated
against subsequent conditional affixes. In ARM mode it does not
generate machine code, in THUMB mode it does.
IT
instruction.
divided
syntax).
.N
and .W
suffixes are recognized and honored.
s
affix.
Next: Register Names, Previous: Instruction Set Syntax, Up: Syntax [Contents][Index]
The presence of a ‘@’ anywhere on a line indicates the start of a comment that extends to the end of that line.
If a ‘#’ appears as the first character of a line then the whole line is treated as a comment, but in this case the line could also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The ‘;’ character can be used instead of a newline to separate statements.
Either ‘#’ or ‘$’ can be used to indicate immediate operands.
*TODO* Explain about /data modifier on symbols.
Next: ARM relocation generation, Previous: Special Characters, Up: Syntax [Contents][Index]
*TODO* Explain about ARM register naming, and the predefined names.
Next: NEON Alignment Specifiers, Previous: Register Names, Up: Syntax [Contents][Index]
Specific data relocations can be generated by putting the relocation name in parentheses after the symbol name. For example:
.word foo(TARGET1)
This will generate an ‘R_ARM_TARGET1’ relocation against the symbol
foo.
The following relocations are supported:
GOT
,
GOTOFF
,
TARGET1
,
TARGET2
,
SBREL
,
TLSGD
,
TLSLDM
,
TLSLDO
,
TLSDESC
,
TLSCALL
,
GOTTPOFF
,
GOT_PREL
and
TPOFF
.
For compatibility with older toolchains the assembler also accepts
(PLT)
after branch targets. On legacy targets this will
generate the deprecated ‘R_ARM_PLT32’ relocation. On EABI
targets it will encode either the ‘R_ARM_CALL’ or
‘R_ARM_JUMP24’ relocation, as appropriate.
Relocations for ‘MOVW’ and ‘MOVT’ instructions can be generated by prefixing the value with ‘#:lower16:’ and ‘#:upper16’ respectively. For example to load the 32-bit address of foo into r0:
MOVW r0, #:lower16:foo MOVT r0, #:upper16:foo
Relocations ‘R_ARM_THM_ALU_ABS_G0_NC’, ‘R_ARM_THM_ALU_ABS_G1_NC’, ‘R_ARM_THM_ALU_ABS_G2_NC’ and ‘R_ARM_THM_ALU_ABS_G3_NC’ can be generated by prefixing the value with ‘#:lower0_7:#’, ‘#:lower8_15:#’, ‘#:upper0_7:#’ and ‘#:upper8_15:#’ respectively. For example to load the 32-bit address of foo into r0:
MOVS r0, #:upper8_15:#foo LSLS r0, r0, #8 ADDS r0, #:upper0_7:#foo LSLS r0, r0, #8 ADDS r0, #:lower8_15:#foo LSLS r0, r0, #8 ADDS r0, #:lower0_7:#foo
Previous: ARM relocation generation, Up: Syntax [Contents][Index]
Some NEON load/store instructions allow an optional address alignment qualifier. The ARM documentation specifies that this is indicated by ‘@ align’. However GAS already interprets the ‘@’ character as a "line comment" start, so ‘: align’ is used instead. For example:
vld1.8 {q0}, [r0, :128]
Next: ARM Machine Directives, Previous: Syntax, Up: ARM Dependent Features [Contents][Index]
The ARM family uses IEEE floating-point numbers.
Next: Opcodes, Previous: Floating Point, Up: ARM Dependent Features [Contents][Index]
.align expression [, expression]
This is the generic .align directive. For the ARM however if the first argument is zero (ie no alignment is needed) the assembler will behave as if the argument had been 2 (ie pad to the next four byte boundary). This is for compatibility with ARM’s own assembler.
.arch name
Select the target architecture. Valid values for name are the same as for the -march command-line option without the instruction set extension.
Specifying .arch
clears any previously selected architecture
extensions.
.arch_extension name
Add or remove an architecture extension to the target architecture. Valid values for name are the same as those accepted as architectural extensions by the -mcpu and -march command-line options.
.arch_extension
may be used multiple times to add or remove extensions
incrementally to the architecture being compiled for.
.arm
This performs the same action as .code 32.
.bss
This directive switches to the .bss
section.
.cantunwind
Prevents unwinding through the current function. No personality routine or exception table data is required or permitted.
.code [16|32]
This directive selects the instruction set being generated. The value 16 selects Thumb, with the value 32 selecting ARM.
.cpu name
Select the target processor. Valid values for name are the same as for the -mcpu command-line option without the instruction set extension.
Specifying .cpu
clears any previously selected architecture
extensions.
name .dn register name [.type] [[index]]
name .qn register name [.type] [[index]]
The dn
and qn
directives are used to create typed
and/or indexed register aliases for use in Advanced SIMD Extension
(Neon) instructions. The former should be used to create aliases
of double-precision registers, and the latter to create aliases of
quad-precision registers.
If these directives are used to create typed aliases, those aliases can be used in Neon instructions instead of writing types after the mnemonic or after each operand. For example:
x .dn d2.f32 y .dn d3.f32 z .dn d4.f32[1] vmul x,y,z
This is equivalent to writing the following:
vmul.f32 d2,d3,d4[1]
Aliases created using dn
or qn
can be destroyed using
unreq
.
.eabi_attribute tag, value
Set the EABI object attribute tag to value.
The tag is either an attribute number, or one of the following:
Tag_CPU_raw_name
, Tag_CPU_name
, Tag_CPU_arch
,
Tag_CPU_arch_profile
, Tag_ARM_ISA_use
,
Tag_THUMB_ISA_use
, Tag_FP_arch
, Tag_WMMX_arch
,
Tag_Advanced_SIMD_arch
, Tag_MVE_arch
, Tag_PCS_config
,
Tag_ABI_PCS_R9_use
, Tag_ABI_PCS_RW_data
,
Tag_ABI_PCS_RO_data
, Tag_ABI_PCS_GOT_use
,
Tag_ABI_PCS_wchar_t
, Tag_ABI_FP_rounding
,
Tag_ABI_FP_denormal
, Tag_ABI_FP_exceptions
,
Tag_ABI_FP_user_exceptions
, Tag_ABI_FP_number_model
,
Tag_ABI_align_needed
, Tag_ABI_align_preserved
,
Tag_ABI_enum_size
, Tag_ABI_HardFP_use
,
Tag_ABI_VFP_args
, Tag_ABI_WMMX_args
,
Tag_ABI_optimization_goals
, Tag_ABI_FP_optimization_goals
,
Tag_compatibility
, Tag_CPU_unaligned_access
,
Tag_FP_HP_extension
, Tag_ABI_FP_16bit_format
,
Tag_MPextension_use
, Tag_DIV_use
,
Tag_nodefaults
, Tag_also_compatible_with
,
Tag_conformance
, Tag_T2EE_use
,
Tag_Virtualization_use
The value is either a number
, "string"
, or
number, "string"
depending on the tag.
Note - the following legacy values are also accepted by tag:
Tag_VFP_arch
, Tag_ABI_align8_needed
,
Tag_ABI_align8_preserved
, Tag_VFP_HP_extension
,
.even
This directive aligns to an even-numbered address.
.extend expression [, expression]*
.ldouble expression [, expression]*
These directives write 12byte long double floating-point values to the output section. These are not compatible with current ARM processors or ABIs.
.float16 value [,...,value_n]
Place the half precision floating point representation of one or more
floating-point values into the current section. The exact format of the
encoding is specified by .float16_format
. If the format has not
been explicitly set yet (either via the .float16_format
directive or
the command line option) then the IEEE 754-2008 format is used.
.float16_format format
Set the format to use when encoding float16 values emitted by
the .float16
directive.
Once the format has been set it cannot be changed.
format
should be one of the following: ieee
(encode in
the IEEE 754-2008 half precision format) or alternative
(encode in
the Arm alternative half precision format).
.fnend
Marks the end of a function with an unwind table entry. The unwind index table entry is created when this directive is processed.
If no personality routine has been specified then standard personality routine 0 or 1 will be used, depending on the number of unwind opcodes required.
.fnstart
Marks the start of a function with an unwind table entry.
.force_thumb
This directive forces the selection of Thumb instructions, even if the target processor does not support those instructions
.fpu name
Select the floating-point unit to assemble for. Valid values for name are the same as for the -mfpu command-line option.
.handlerdata
Marks the end of the current function, and the start of the exception table
entry for that function. Anything between this directive and the
.fnend
directive will be added to the exception table entry.
Must be preceded by a .personality
or .personalityindex
directive.
.inst opcode [ , … ]
.inst.n opcode [ , … ]
.inst.w opcode [ , … ]
Generates the instruction corresponding to the numerical value opcode.
.inst.n
and .inst.w
allow the Thumb instruction size to be
specified explicitly, overriding the normal encoding rules.
.ldouble expression [, expression]*
See .extend
.
.ltorg
This directive causes the current contents of the literal pool to be
dumped into the current section (which is assumed to be the .text
section) at the current location (aligned to a word boundary).
GAS
maintains a separate literal pool for each section and each
sub-section. The .ltorg
directive will only affect the literal
pool of the current section and sub-section. At the end of assembly
all remaining, un-empty literal pools will automatically be dumped.
Note - older versions of GAS
would dump the current literal
pool any time a section change occurred. This is no longer done, since
it prevents accurate control of the placement of literal pools.
.movsp reg [, #offset]
Tell the unwinder that reg contains an offset from the current stack pointer. If offset is not specified then it is assumed to be zero.
.object_arch name
Override the architecture recorded in the EABI object attribute section.
Valid values for name are the same as for the .arch
directive.
Typically this is useful when code uses runtime detection of CPU features.
.packed expression [, expression]*
This directive writes 12-byte packed floating-point values to the output section. These are not compatible with current ARM processors or ABIs.
.pacspval
Generate unwinder annotations to use effective vsp as modifier in PAC validation.
.pad #count
Generate unwinder annotations for a stack adjustment of count bytes. A positive value indicates the function prologue allocated stack space by decrementing the stack pointer.
.personality name
Sets the personality routine for the current function to name.
.personalityindex index
Sets the personality routine for the current function to the EABI standard routine number index
.pool
This is a synonym for .ltorg.
name .req register name
This creates an alias for register name called name. For example:
foo .req r0
.save reglist
Generate unwinder annotations to restore the registers in reglist. The format of reglist is the same as the corresponding store-multiple instruction.
core registers
.save {r4, r5, r6, lr} stmfd sp!, {r4, r5, r6, lr}
FPA registers
.save f4, 2 sfmfd f4, 2, [sp]!
VFP registers
.save {d8, d9, d10} fstmdx sp!, {d8, d9, d10}
iWMMXt registers
.save {wr10, wr11} wstrd wr11, [sp, #-8]! wstrd wr10, [sp, #-8]! or .save wr11 wstrd wr11, [sp, #-8]! .save wr10 wstrd wr10, [sp, #-8]!
.setfp fpreg, spreg [, #offset]
Make all unwinder annotations relative to a frame pointer. Without this the unwinder will use offsets from the stack pointer.
The syntax of this directive is the same as the add
or mov
instruction used to set the frame pointer. spreg must be either
sp
or mentioned in a previous .movsp
directive.
.movsp ip mov ip, sp … .setfp fp, ip, #4 add fp, ip, #4
.secrel32 expression [, expression]*
This directive emits relocations that evaluate to the section-relative offset of each expression’s symbol. This directive is only supported for PE targets.
.syntax [unified
| divided
]
This directive sets the Instruction Set Syntax as described in the Instruction Set Syntax section.
.thumb
This performs the same action as .code 16.
.thumb_func
This directive specifies that the following symbol is the name of a
Thumb encoded function. This information is necessary in order to allow
the assembler and linker to generate correct code for interworking
between Arm and Thumb instructions and should be used even if
interworking is not going to be performed. The presence of this
directive also implies .thumb
This directive is not necessary when generating EABI objects. On these targets the encoding is implicit when generating Thumb code.
.thumb_set
This performs the equivalent of a .set
directive in that it
creates a symbol which is an alias for another symbol (possibly not yet
defined). This directive also has the added property in that it marks
the aliased symbol as being a thumb function entry point, in the same
way that the .thumb_func
directive does.
.tlsdescseq tls-variable
This directive is used to annotate parts of an inlined TLS descriptor trampoline. Normally the trampoline is provided by the linker, and this directive is not needed.
.unreq alias-name
This undefines a register alias which was previously defined using the
req
, dn
or qn
directives. For example:
foo .req r0 .unreq foo
An error occurs if the name is undefined. Note - this pseudo op can be used to delete builtin in register name aliases (eg ’r0’). This should only be done if it is really necessary.
.unwind_raw offset, byte1, …
Insert one of more arbitrary unwind opcode bytes, which are known to adjust the stack pointer by offset bytes.
For example .unwind_raw 4, 0xb1, 0x01
is equivalent to
.save {r0}
.vsave vfp-reglist
Generate unwinder annotations to restore the VFP registers in vfp-reglist using FLDMD. Also works for VFPv3 registers that are to be restored using VLDM. The format of vfp-reglist is the same as the corresponding store-multiple instruction.
VFP registers
.vsave {d8, d9, d10} fstmdd sp!, {d8, d9, d10}
VFPv3 registers
.vsave {d15, d16, d17} vstm sp!, {d15, d16, d17}
Since FLDMX and FSTMX are now deprecated, this directive should be
used in favour of .save
for saving VFP registers for ARMv6 and above.
Next: Mapping Symbols, Previous: ARM Machine Directives, Up: ARM Dependent Features [Contents][Index]
as
implements all the standard ARM opcodes. It also
implements several pseudo opcodes, including several synthetic load
instructions.
NOP
nop
This pseudo op will always evaluate to a legal ARM instruction that does nothing. Currently it will evaluate to MOV r0, r0.
LDR
ldr <register> , = <expression>
If expression evaluates to a numeric constant then a MOV or MVN instruction will be used in place of the LDR instruction, if the constant can be generated by either of these instructions. Otherwise the constant will be placed into the nearest literal pool (if it not already there) and a PC relative LDR instruction will be generated.
ADR
adr <register> <label>
This instruction will load the address of label into the indicated register. The instruction will evaluate to a PC relative ADD or SUB instruction depending upon where the label is located. If the label is out of range, or if it is not defined in the same file (and section) as the ADR instruction, then an error will be generated. This instruction will not make use of the literal pool.
If label is a thumb function symbol, and thumb interworking has been enabled via the -mthumb-interwork option then the bottom bit of the value stored into register will be set. This allows the following sequence to work as expected:
adr r0, thumb_function blx r0
ADRL
adrl <register> <label>
This instruction will load the address of label into the indicated register. The instruction will evaluate to one or two PC relative ADD or SUB instructions depending upon where the label is located. If a second instruction is not needed a NOP instruction will be generated in its place, so that this instruction is always 8 bytes long.
If the label is out of range, or if it is not defined in the same file (and section) as the ADRL instruction, then an error will be generated. This instruction will not make use of the literal pool.
If label is a thumb function symbol, and thumb interworking has been enabled via the -mthumb-interwork option then the bottom bit of the value stored into register will be set.
For information on the ARM or Thumb instruction sets, see ARM Software Development Toolkit Reference Manual, Advanced RISC Machines Ltd.
Next: Unwinding, Previous: Opcodes, Up: ARM Dependent Features [Contents][Index]
The ARM ELF specification requires that special symbols be inserted into object files to mark certain features:
$a
At the start of a region of code containing ARM instructions.
$t
At the start of a region of code containing THUMB instructions.
$d
At the start of a region of data.
The assembler will automatically insert these symbols for you - there is no need to code them yourself. Support for tagging symbols ($b, $f, $p and $m) which is also mentioned in the current ARM ELF specification is not implemented. This is because they have been dropped from the new EABI and so tools cannot rely upon their presence.
Previous: Mapping Symbols, Up: ARM Dependent Features [Contents][Index]
The ABI for the ARM Architecture specifies a standard format for exception unwind information. This information is used when an exception is thrown to determine where control should be transferred. In particular, the unwind information is used to determine which function called the function that threw the exception, and which function called that one, and so forth. This information is also used to restore the values of callee-saved registers in the function catching the exception.
If you are writing functions in assembly code, and those functions call other functions that throw exceptions, you must use assembly pseudo ops to ensure that appropriate exception unwind information is generated. Otherwise, if one of the functions called by your assembly code throws an exception, the run-time library will be unable to unwind the stack through your assembly code and your program will not behave correctly.
To illustrate the use of these pseudo ops, we will examine the code that G++ generates for the following C++ input:
void callee (int *); int caller () { int i; callee (&i); return i; }
This example does not show how to throw or catch an exception from assembly code. That is a much more complex operation and should always be done in a high-level language, such as C++, that directly supports exceptions.
The code generated by one particular version of G++ when compiling the example above is:
_Z6callerv: .fnstart .LFB2: @ Function supports interworking. @ args = 0, pretend = 0, frame = 8 @ frame_needed = 1, uses_anonymous_args = 0 stmfd sp!, {fp, lr} .save {fp, lr} .LCFI0: .setfp fp, sp, #4 add fp, sp, #4 .LCFI1: .pad #8 sub sp, sp, #8 .LCFI2: sub r3, fp, #8 mov r0, r3 bl _Z6calleePi ldr r3, [fp, #-8] mov r0, r3 sub sp, fp, #4 ldmfd sp!, {fp, lr} bx lr .LFE2: .fnend
Of course, the sequence of instructions varies based on the options you pass to GCC and on the version of GCC in use. The exact instructions are not important since we are focusing on the pseudo ops that are used to generate unwind information.
An important assumption made by the unwinder is that the stack frame
does not change during the body of the function. In particular, since
we assume that the assembly code does not itself throw an exception,
the only point where an exception can be thrown is from a call, such
as the bl
instruction above. At each call site, the same saved
registers (including lr
, which indicates the return address)
must be located in the same locations relative to the frame pointer.
The .fnstart
(see .fnstart pseudo op) pseudo
op appears immediately before the first instruction of the function
while the .fnend
(see .fnend pseudo op) pseudo
op appears immediately after the last instruction of the function.
These pseudo ops specify the range of the function.
Only the order of the other pseudos ops (e.g., .setfp
or
.pad
) matters; their exact locations are irrelevant. In the
example above, the compiler emits the pseudo ops with particular
instructions. That makes it easier to understand the code, but it is
not required for correctness. It would work just as well to emit all
of the pseudo ops other than .fnend
in the same order, but
immediately after .fnstart
.
The .save
(see .save pseudo op) pseudo op
indicates registers that have been saved to the stack so that they can
be restored before the function returns. The argument to the
.save
pseudo op is a list of registers to save. If a register
is “callee-saved” (as specified by the ABI) and is modified by the
function you are writing, then your code must save the value before it
is modified and restore the original value before the function
returns. If an exception is thrown, the run-time library restores the
values of these registers from their locations on the stack before
returning control to the exception handler. (Of course, if an
exception is not thrown, the function that contains the .save
pseudo op restores these registers in the function epilogue, as is
done with the ldmfd
instruction above.)
You do not have to save callee-saved registers at the very beginning
of the function and you do not need to use the .save
pseudo op
immediately following the point at which the registers are saved.
However, if you modify a callee-saved register, you must save it on
the stack before modifying it and before calling any functions which
might throw an exception. And, you must use the .save
pseudo
op to indicate that you have done so.
The .pad
(see .pad) pseudo op indicates a
modification of the stack pointer that does not save any registers.
The argument is the number of bytes (in decimal) that are subtracted
from the stack pointer. (On ARM CPUs, the stack grows downwards, so
subtracting from the stack pointer increases the size of the stack.)
The .setfp
(see .setfp pseudo op) pseudo op
indicates the register that contains the frame pointer. The first
argument is the register that is set, which is typically fp
.
The second argument indicates the register from which the frame
pointer takes its value. The third argument, if present, is the value
(in decimal) added to the register specified by the second argument to
compute the value of the frame pointer. You should not modify the
frame pointer in the body of the function.
If you do not use a frame pointer, then you should not use the
.setfp
pseudo op. If you do not use a frame pointer, then you
should avoid modifying the stack pointer outside of the function
prologue. Otherwise, the run-time library will be unable to find
saved registers when it is unwinding the stack.
The pseudo ops described above are sufficient for writing assembly code that calls functions which may throw exceptions. If you need to know more about the object-file format used to represent unwind information, you may consult the Exception Handling ABI for the ARM Architecture available from http://infocenter.arm.com.
Next: Blackfin Dependent Features, Previous: ARM Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: AVR Dependent Features [Contents][Index]
-mmcu=mcu
Specify ATMEL AVR instruction set or MCU type.
Instruction set avr1 is for the minimal AVR core, not supported by the C compiler, only for assembler programs (MCU types: at90s1200, attiny11, attiny12, attiny15, attiny28).
Instruction set avr2 (default) is for the classic AVR core with up to 8K program memory space (MCU types: at90s2313, at90s2323, at90s2333, at90s2343, attiny22, attiny26, at90s4414, at90s4433, at90s4434, at90s8515, at90c8534, at90s8535).
Instruction set avr25 is for the classic AVR core with up to 8K program memory space plus the MOVW instruction (MCU types: attiny13, attiny13a, attiny2313, attiny2313a, attiny24, attiny24a, attiny4313, attiny44, attiny44a, attiny84, attiny84a, attiny25, attiny45, attiny85, attiny261, attiny261a, attiny461, attiny461a, attiny861, attiny861a, attiny87, attiny43u, attiny48, attiny88, attiny828, at86rf401, ata6289, ata5272).
Instruction set avr3 is for the classic AVR core with up to 128K program memory space (MCU types: at43usb355, at76c711).
Instruction set avr31 is for the classic AVR core with exactly 128K program memory space (MCU types: atmega103, at43usb320).
Instruction set avr35 is for classic AVR core plus MOVW, CALL, and JMP instructions (MCU types: attiny167, attiny1634, at90usb82, at90usb162, atmega8u2, atmega16u2, atmega32u2, ata5505).
Instruction set avr4 is for the enhanced AVR core with up to 8K program memory space (MCU types: atmega48, atmega48a, atmega48pa, atmega48p, atmega8, atmega8a, atmega88, atmega88a, atmega88p, atmega88pa, atmega8515, atmega8535, atmega8hva, at90pwm1, at90pwm2, at90pwm2b, at90pwm3, at90pwm3b, at90pwm81, ata6285, ata6286).
Instruction set avr5 is for the enhanced AVR core with up to 128K program memory space (MCU types: at90pwm161, atmega16, atmega16a, atmega161, atmega162, atmega163, atmega164a, atmega164p, atmega164pa, atmega165, atmega165a, atmega165p, atmega165pa, atmega168, atmega168a, atmega168p, atmega168pa, atmega169, atmega169a, atmega169p, atmega169pa, atmega32, atmega323, atmega324a, atmega324p, atmega324pa, atmega325, atmega325a, atmega32, atmega32a, atmega323, atmega324a, atmega324p, atmega324pa, atmega325, atmega325a, atmega325p, atmega325p, atmega325pa, atmega3250, atmega3250a, atmega3250p, atmega3250pa, atmega328, atmega328p, atmega329, atmega329a, atmega329p, atmega329pa, atmega3290a, atmega3290p, atmega3290pa, atmega406, atmega64, atmega64a, atmega64rfr2, atmega644rfr2, atmega640, atmega644, atmega644a, atmega644p, atmega644pa, atmega645, atmega645a, atmega645p, atmega6450, atmega6450a, atmega6450p, atmega649, atmega649a, atmega649p, atmega6490, atmega6490a, atmega6490p, atmega16hva, atmega16hva2, atmega16hvb, atmega16hvbrevb, atmega32hvb, atmega32hvbrevb, atmega64hve, at90can32, at90can64, at90pwm161, at90pwm216, at90pwm316, atmega32c1, atmega64c1, atmega16m1, atmega32m1, atmega64m1, atmega16u4, atmega32u4, atmega32u6, at90usb646, at90usb647, at94k, at90scr100, ata5790, ata5795).
Instruction set avr51 is for the enhanced AVR core with exactly 128K program memory space (MCU types: atmega128, atmega128a, atmega1280, atmega1281, atmega1284, atmega1284p, atmega128rfa1, atmega128rfr2, atmega1284rfr2, at90can128, at90usb1286, at90usb1287, m3000).
Instruction set avr6 is for the enhanced AVR core with a 3-byte PC (MCU types: atmega2560, atmega2561, atmega256rfr2, atmega2564rfr2).
Instruction set avrxmega2 is for the XMEGA AVR core with 8K to 64K program memory space and less than 64K data space (MCU types: atxmega16a4, atxmega16a4u, atxmega16c4, atxmega16d4, atxmega16x1, atxmega32a4, atxmega32a4u, atxmega32c4, atxmega32d4, atxmega16e5, atxmega8e5, atxmega32e5, atxmega32x1).
Instruction set avrxmega3 is for the XMEGA AVR core with up to 64K of combined program memory and RAM, and with program memory visible in the RAM address space (MCU types: attiny212, attiny214, attiny412, attiny414, attiny416, attiny417, attiny814, attiny816, attiny817, attiny1614, attiny1616, attiny1617, attiny3214, attiny3216, attiny3217).
Instruction set avrxmega4 is for the XMEGA AVR core with up to 64K program memory space and less than 64K data space (MCU types: atxmega64a3, atxmega64a3u, atxmega64a4u, atxmega64b1, atxmega64b3, atxmega64c3, atxmega64d3, atxmega64d4).
Instruction set avrxmega5 is for the XMEGA AVR core with up to 64K program memory space and greater than 64K data space (MCU types: atxmega64a1, atxmega64a1u).
Instruction set avrxmega6 is for the XMEGA AVR core with larger than 64K program memory space and less than 64K data space (MCU types: atxmega128a3, atxmega128a3u, atxmega128c3, atxmega128d3, atxmega128d4, atxmega192a3, atxmega192a3u, atxmega128b1, atxmega128b3, atxmega192c3, atxmega192d3, atxmega256a3, atxmega256a3u, atxmega256a3b, atxmega256a3bu, atxmega256c3, atxmega256d3, atxmega384c3, atxmega256d3).
Instruction set avrxmega7 is for the XMEGA AVR core with larger than 64K program memory space and greater than 64K data space (MCU types: atxmega128a1, atxmega128a1u, atxmega128a4u).
Instruction set avrtiny is for the ATtiny4/5/9/10/20/40 microcontrollers.
-mall-opcodes
Accept all AVR opcodes, even if not supported by -mmcu
.
-mno-skip-bug
This option disable warnings for skipping two-word instructions.
-mno-wrap
This option reject rjmp/rcall
instructions with 8K wrap-around.
-mrmw
Accept Read-Modify-Write (XCH,LAC,LAS,LAT
) instructions.
-mlink-relax
Enable support for link-time relaxation. This is now on by default and this flag no longer has any effect.
-mno-link-relax
Disable support for link-time relaxation. The assembler will resolve relocations when it can, and may be able to better compress some debug information.
-mgcc-isr
Enable the __gcc_isr
pseudo instruction.
-mno-dollar-line-separator
Do not treat the $
character as a line separator character.
This is for languages where $
is valid character inside symbol
names.
Next: Opcodes, Previous: Options, Up: AVR Dependent Features [Contents][Index]
Next: Register Names, Up: Syntax [Contents][Index]
The presence of a ‘;’ anywhere on a line indicates the start of a comment that extends to the end of that line.
If a ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The ‘$’ character can be used instead of a newline to separate statements. Note: the -mno-dollar-line-separator option disables this behaviour.
Next: Relocatable Expression Modifiers, Previous: Special Characters, Up: Syntax [Contents][Index]
The AVR has 32 x 8-bit general purpose working registers ‘r0’, ‘r1’, ... ‘r31’. Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing. One of the these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit ‘X’, ‘Y’ and ‘Z’ - registers.
X = r26:r27 Y = r28:r29 Z = r30:r31
Previous: Register Names, Up: Syntax [Contents][Index]
The assembler supports several modifiers when using relocatable addresses in AVR instruction operands. The general syntax is the following:
modifier(relocatable-expression)
lo8
This modifier allows you to use bits 0 through 7 of an address expression as an 8 bit relocatable expression.
hi8
This modifier allows you to use bits 7 through 15 of an address expression as an 8 bit relocatable expression. This is useful with, for example, the AVR ‘ldi’ instruction and ‘lo8’ modifier.
For example
ldi r26, lo8(sym+10) ldi r27, hi8(sym+10)
hh8
This modifier allows you to use bits 16 through 23 of an address expression as an 8 bit relocatable expression. Also, can be useful for loading 32 bit constants.
hlo8
Synonym of ‘hh8’.
hhi8
This modifier allows you to use bits 24 through 31 of an expression as an 8 bit expression. This is useful with, for example, the AVR ‘ldi’ instruction and ‘lo8’, ‘hi8’, ‘hlo8’, ‘hhi8’, modifier.
For example
ldi r26, lo8(285774925) ldi r27, hi8(285774925) ldi r28, hlo8(285774925) ldi r29, hhi8(285774925) ; r29,r28,r27,r26 = 285774925
pm_lo8
This modifier allows you to use bits 0 through 7 of an address expression as an 8 bit relocatable expression. This modifier is useful for addressing data or code from Flash/Program memory by two-byte words. The use of ‘pm_lo8’ is similar to ‘lo8’.
pm_hi8
This modifier allows you to use bits 8 through 15 of an address expression as an 8 bit relocatable expression. This modifier is useful for addressing data or code from Flash/Program memory by two-byte words.
For example, when setting the AVR ‘Z’ register with the ‘ldi’ instruction for subsequent use by the ‘ijmp’ instruction:
ldi r30, pm_lo8(sym) ldi r31, pm_hi8(sym) ijmp
pm_hh8
This modifier allows you to use bits 15 through 23 of an address expression as an 8 bit relocatable expression. This modifier is useful for addressing data or code from Flash/Program memory by two-byte words.
Next: Pseudo Instructions, Previous: Syntax, Up: AVR Dependent Features [Contents][Index]
For detailed information on the AVR machine instruction set, see www.atmel.com/products/AVR.
as
implements all the standard AVR opcodes.
The following table summarizes the AVR opcodes, and their arguments.
Legend: r any register d ‘ldi’ register (r16-r31) v ‘movw’ even register (r0, r2, ..., r28, r30) a ‘fmul’ register (r16-r23) w ‘adiw’ register (r24,r26,r28,r30) e pointer registers (X,Y,Z) b base pointer register and displacement ([YZ]+disp) z Z pointer register (for [e]lpm Rd,Z[+]) M immediate value from 0 to 255 n immediate value from 0 to 255 ( n = ~M ). Relocation impossible s immediate value from 0 to 7 P Port address value from 0 to 63. (in, out) p Port address value from 0 to 31. (cbi, sbi, sbic, sbis) K immediate value from 0 to 63 (used in ‘adiw’, ‘sbiw’) i immediate value l signed pc relative offset from -64 to 63 L signed pc relative offset from -2048 to 2047 h absolute code address (call, jmp) S immediate value from 0 to 7 (S = s << 4) ? use this opcode entry if no parameters, else use next opcode entry 1001010010001000 clc 1001010011011000 clh 1001010011111000 cli 1001010010101000 cln 1001010011001000 cls 1001010011101000 clt 1001010010111000 clv 1001010010011000 clz 1001010000001000 sec 1001010001011000 seh 1001010001111000 sei 1001010000101000 sen 1001010001001000 ses 1001010001101000 set 1001010000111000 sev 1001010000011000 sez 100101001SSS1000 bclr S 100101000SSS1000 bset S 1001010100001001 icall 1001010000001001 ijmp 1001010111001000 lpm ? 1001000ddddd010+ lpm r,z 1001010111011000 elpm ? 1001000ddddd011+ elpm r,z 0000000000000000 nop 1001010100001000 ret 1001010100011000 reti 1001010110001000 sleep 1001010110011000 break 1001010110101000 wdr 1001010111101000 spm 000111rdddddrrrr adc r,r 000011rdddddrrrr add r,r 001000rdddddrrrr and r,r 000101rdddddrrrr cp r,r 000001rdddddrrrr cpc r,r 000100rdddddrrrr cpse r,r 001001rdddddrrrr eor r,r 001011rdddddrrrr mov r,r 100111rdddddrrrr mul r,r 001010rdddddrrrr or r,r 000010rdddddrrrr sbc r,r 000110rdddddrrrr sub r,r 001001rdddddrrrr clr r 000011rdddddrrrr lsl r 000111rdddddrrrr rol r 001000rdddddrrrr tst r 0111KKKKddddKKKK andi d,M 0111KKKKddddKKKK cbr d,n 1110KKKKddddKKKK ldi d,M 11101111dddd1111 ser d 0110KKKKddddKKKK ori d,M 0110KKKKddddKKKK sbr d,M 0011KKKKddddKKKK cpi d,M 0100KKKKddddKKKK sbci d,M 0101KKKKddddKKKK subi d,M 1111110rrrrr0sss sbrc r,s 1111111rrrrr0sss sbrs r,s 1111100ddddd0sss bld r,s 1111101ddddd0sss bst r,s 10110PPdddddPPPP in r,P 10111PPrrrrrPPPP out P,r 10010110KKddKKKK adiw w,K 10010111KKddKKKK sbiw w,K 10011000pppppsss cbi p,s 10011010pppppsss sbi p,s 10011001pppppsss sbic p,s 10011011pppppsss sbis p,s 111101lllllll000 brcc l 111100lllllll000 brcs l 111100lllllll001 breq l 111101lllllll100 brge l 111101lllllll101 brhc l 111100lllllll101 brhs l 111101lllllll111 brid l 111100lllllll111 brie l 111100lllllll000 brlo l 111100lllllll100 brlt l 111100lllllll010 brmi l 111101lllllll001 brne l 111101lllllll010 brpl l 111101lllllll000 brsh l 111101lllllll110 brtc l 111100lllllll110 brts l 111101lllllll011 brvc l 111100lllllll011 brvs l 111101lllllllsss brbc s,l 111100lllllllsss brbs s,l 1101LLLLLLLLLLLL rcall L 1100LLLLLLLLLLLL rjmp L 1001010hhhhh111h call h 1001010hhhhh110h jmp h 1001010rrrrr0101 asr r 1001010rrrrr0000 com r 1001010rrrrr1010 dec r 1001010rrrrr0011 inc r 1001010rrrrr0110 lsr r 1001010rrrrr0001 neg r 1001000rrrrr1111 pop r 1001001rrrrr1111 push r 1001010rrrrr0111 ror r 1001010rrrrr0010 swap r 00000001ddddrrrr movw v,v 00000010ddddrrrr muls d,d 000000110ddd0rrr mulsu a,a 000000110ddd1rrr fmul a,a 000000111ddd0rrr fmuls a,a 000000111ddd1rrr fmulsu a,a 1001001ddddd0000 sts i,r 1001000ddddd0000 lds r,i 10o0oo0dddddbooo ldd r,b 100!000dddddee-+ ld r,e 10o0oo1rrrrrbooo std b,r 100!001rrrrree-+ st e,r 1001010100011001 eicall 1001010000011001 eijmp
Previous: Opcodes, Up: AVR Dependent Features [Contents][Index]
The only available pseudo-instruction __gcc_isr
can be activated by
option -mgcc-isr.
__gcc_isr 1
Emit code chunk to be used in avr-gcc ISR prologue.
It will expand to at most six 1-word instructions, all optional:
push of tmp_reg
, push of SREG
,
push and clear of zero_reg
, push of Reg.
__gcc_isr 2
Emit code chunk to be used in an avr-gcc ISR epilogue.
It will expand to at most five 1-word instructions, all optional:
pop of Reg, pop of zero_reg
,
pop of SREG
, pop of tmp_reg
.
__gcc_isr 0, Reg
Finish avr-gcc ISR function. Scan code since the last prologue
for usage of: SREG
, tmp_reg
, zero_reg
.
Prologue chunk and epilogue chunks will be replaced by appropriate code
to save / restore SREG
, tmp_reg
, zero_reg
and Reg.
Example input:
__vector1: __gcc_isr 1 lds r24, var inc r24 sts var, r24 __gcc_isr 2 reti __gcc_isr 0, r24
Example output:
00000000 <__vector1>: 0: 8f 93 push r24 2: 8f b7 in r24, 0x3f 4: 8f 93 push r24 6: 80 91 60 00 lds r24, 0x0060 ; 0x800060 <var> a: 83 95 inc r24 c: 80 93 60 00 sts 0x0060, r24 ; 0x800060 <var> 10: 8f 91 pop r24 12: 8f bf out 0x3f, r24 14: 8f 91 pop r24 16: 18 95 reti
Next: BPF Dependent Features, Previous: AVR Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: Blackfin Dependent Features [Contents][Index]
-mcpu=processor[-sirevision]
This option specifies the target processor. The optional sirevision
is not used in assembler. It’s here such that GCC can easily pass down its
-mcpu=
option. The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor. The following processor names are
recognized:
bf504
,
bf506
,
bf512
,
bf514
,
bf516
,
bf518
,
bf522
,
bf523
,
bf524
,
bf525
,
bf526
,
bf527
,
bf531
,
bf532
,
bf533
,
bf534
,
bf535
(not implemented yet),
bf536
,
bf537
,
bf538
,
bf539
,
bf542
,
bf542m
,
bf544
,
bf544m
,
bf547
,
bf547m
,
bf548
,
bf548m
,
bf549
,
bf549m
,
bf561
,
and
bf592
.
-mfdpic
Assemble for the FDPIC ABI.
-mno-fdpic
-mnopic
Disable -mfdpic.
Next: Directives, Previous: Options, Up: Blackfin Dependent Features [Contents][Index]
Special Characters
Assembler input is free format and may appear anywhere on the line. One instruction may extend across multiple lines or more than one instruction may appear on the same line. White space (space, tab, comments or newline) may appear anywhere between tokens. A token must not have embedded spaces. Tokens include numbers, register names, keywords, user identifiers, and also some multicharacter special symbols like "+=", "/*" or "||".
Comments are introduced by the ‘#’ character and extend to the end of the current line. If the ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
Instruction Delimiting
A semicolon must terminate every instruction. Sometimes a complete instruction will consist of more than one operation. There are two cases where this occurs. The first is when two general operations are combined. Normally a comma separates the different parts, as in
a0= r3.h * r2.l, a1 = r3.l * r2.h ;
The second case occurs when a general instruction is combined with one or two memory references for joint issue. The latter portions are set off by a "||" token.
a0 = r3.h * r2.l || r1 = [p3++] || r4 = [i2++];
Multiple instructions can occur on the same line. Each must be terminated by a semicolon character.
Register Names
The assembler treats register names and instruction keywords in a case insensitive manner. User identifiers are case sensitive. Thus, R3.l, R3.L, r3.l and r3.L are all equivalent input to the assembler.
Register names are reserved and may not be used as program identifiers.
Some operations (such as "Move Register") require a register pair. Register pairs are always data registers and are denoted using a colon, eg., R3:2. The larger number must be written firsts. Note that the hardware only supports odd-even pairs, eg., R7:6, R5:4, R3:2, and R1:0.
Some instructions (such as –SP (Push Multiple)) require a group of adjacent registers. Adjacent registers are denoted in the syntax by the range enclosed in parentheses and separated by a colon, eg., (R7:3). Again, the larger number appears first.
Portions of a particular register may be individually specified. This is written with a dot (".") following the register name and then a letter denoting the desired portion. For 32-bit registers, ".H" denotes the most significant ("High") portion. ".L" denotes the least-significant portion. The subdivisions of the 40-bit registers are described later.
Accumulators
The set of 40-bit registers A1 and A0 that normally contain data that is being manipulated. Each accumulator can be accessed in four ways.
one 40-bit register
The register will be referred to as A1 or A0.
one 32-bit register
The registers are designated as A1.W or A0.W.
two 16-bit registers
The registers are designated as A1.H, A1.L, A0.H or A0.L.
one 8-bit register
The registers are designated as A1.X or A0.X for the bits that extend beyond bit 31.
Data Registers
The set of 32-bit registers (R0, R1, R2, R3, R4, R5, R6 and R7) that normally contain data for manipulation. These are abbreviated as D-register or Dreg. Data registers can be accessed as 32-bit registers or as two independent 16-bit registers. The least significant 16 bits of each register is called the "low" half and is designated with ".L" following the register name. The most significant 16 bits are called the "high" half and is designated with ".H" following the name.
R7.L, r2.h, r4.L, R0.H
Pointer Registers
The set of 32-bit registers (P0, P1, P2, P3, P4, P5, SP and FP) that normally contain byte addresses of data structures. These are abbreviated as P-register or Preg.
p2, p5, fp, sp
Stack Pointer SP
The stack pointer contains the 32-bit address of the last occupied byte location in the stack. The stack grows by decrementing the stack pointer.
Frame Pointer FP
The frame pointer contains the 32-bit address of the previous frame pointer in the stack. It is located at the top of a frame.
Loop Top
LT0 and LT1. These registers contain the 32-bit address of the top of a zero overhead loop.
Loop Count
LC0 and LC1. These registers contain the 32-bit counter of the zero overhead loop executions.
Loop Bottom
LB0 and LB1. These registers contain the 32-bit address of the bottom of a zero overhead loop.
Index Registers
The set of 32-bit registers (I0, I1, I2, I3) that normally contain byte addresses of data structures. Abbreviated I-register or Ireg.
Modify Registers
The set of 32-bit registers (M0, M1, M2, M3) that normally contain offset values that are added and subtracted to one of the index registers. Abbreviated as Mreg.
Length Registers
The set of 32-bit registers (L0, L1, L2, L3) that normally contain the length in bytes of the circular buffer. Abbreviated as Lreg. Clear the Lreg to disable circular addressing for the corresponding Ireg.
Base Registers
The set of 32-bit registers (B0, B1, B2, B3) that normally contain the base address in bytes of the circular buffer. Abbreviated as Breg.
Floating Point
The Blackfin family has no hardware floating point but the .float directive generates ieee floating point numbers for use with software floating point libraries.
Blackfin Opcodes
For detailed information on the Blackfin machine instruction set, see the Blackfin Processor Instruction Set Reference.
Previous: Syntax, Up: Blackfin Dependent Features [Contents][Index]
The following directives are provided for compatibility with the VDSP assembler.
.byte2
Initializes a two byte data object.
This maps to the .short
directive.
.byte4
Initializes a four byte data object.
This maps to the .int
directive.
.db
Initializes a single byte data object.
This directive is a synonym for .byte
.
.dw
Initializes a two byte data object.
This directive is a synonym for .byte2
.
.dd
Initializes a four byte data object.
This directive is a synonym for .byte4
.
.var
Define and initialize a 32 bit data object.
Next: CR16 Dependent Features, Previous: Blackfin Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: BPF Dependent Features [Contents][Index]
-EB
This option specifies that the assembler should emit big-endian eBPF.
-EL
This option specifies that the assembler should emit little-endian eBPF.
Note that if no endianness option is specified in the command line, the host endianness is used.
Next: Machine Directives, Previous: Options, Up: BPF Dependent Features [Contents][Index]
Next: Register Names, Up: Syntax [Contents][Index]
The presence of a ‘;’ on a line indicates the start of a comment that extends to the end of the current line. If a ‘#’ appears as the first character of a line, the whole line is treated as a comment.
Statements and assembly directives are separated by newlines.
Next: Pseudo Maps, Previous: Special Characters, Up: Syntax [Contents][Index]
The eBPF processor provides ten general-purpose 64-bit registers, which are read-write, and a read-only frame pointer register:
General-purpose registers.
Frame pointer register.
Some registers have additional names, to reflect their role in the eBPF ABI:
This is ‘%r0’.
This is ‘%r6’.
This is ‘%r10’.
Previous: Register Names, Up: Syntax [Contents][Index]
The ‘LDDW’ instruction can take a literal pseudo map file descriptor as its second argument. This uses the syntax ‘%map_fd(N)’ where ‘N’ is a signed number.
For example, to load the address of the pseudo map with file descriptor ‘2’ in register ‘r1’ we would do:
lddw %r1, %map_fd(2)
Next: Opcodes, Previous: Syntax, Up: BPF Dependent Features [Contents][Index]
The BPF version of as
supports the following additional
machine directives:
.word
The .half
directive produces a 16 bit value.
.word
The .word
directive produces a 32 bit value.
.dword
The .dword
directive produces a 64 bit value.
Previous: Machine Directives, Up: BPF Dependent Features [Contents][Index]
In the instruction descriptions below the following field descriptors are used:
%d
Destination general-purpose register whose role is to be destination of an operation.
%s
Source general-purpose register whose role is to be the source of an operation.
disp16
16-bit signed PC-relative offset, measured in number of 64-bit words, minus one.
disp32
32-bit signed PC-relative offset, measured in number of 64-bit words, minus one.
offset16
Signed 16-bit immediate.
imm32
Signed 32-bit immediate.
imm64
Signed 64-bit immediate.
The destination register in these instructions act like an accumulator.
add %d, (%s|imm32)
64-bit arithmetic addition.
sub %d, (%s|imm32)
64-bit arithmetic subtraction.
mul %d, (%s|imm32)
64-bit arithmetic multiplication.
div %d, (%s|imm32)
64-bit arithmetic integer division.
mod %d, (%s|imm32)
64-bit integer remainder.
and %d, (%s|imm32)
64-bit bit-wise “and” operation.
or %d, (%s|imm32)
64-bit bit-wise “or” operation.
xor %d, (%s|imm32)
64-bit bit-wise exclusive-or operation.
lsh %d, (%s|imm32)
64-bit left shift, by %s
or imm32
bits.
rsh %d, (%s|imm32)
64-bit right logical shift, by %s
or imm32
bits.
arsh %d, (%s|imm32)
64-bit right arithmetic shift, by %s
or imm32
bits.
neg %d
64-bit arithmetic negation.
mov %d, (%s|imm32)
Move the 64-bit value of %s
in %d
, or load imm32
in %d
.
The destination register in these instructions act as an accumulator.
add32 %d, (%s|imm32)
32-bit arithmetic addition.
sub32 %d, (%s|imm32)
32-bit arithmetic subtraction.
mul32 %d, (%s|imm32)
32-bit arithmetic multiplication.
div32 %d, (%s|imm32)
32-bit arithmetic integer division.
mod32 %d, (%s|imm32)
32-bit integer remainder.
and32 %d, (%s|imm32)
32-bit bit-wise “and” operation.
or32 %d, (%s|imm32)
32-bit bit-wise “or” operation.
xor32 %d, (%s|imm32)
32-bit bit-wise exclusive-or operation.
lsh32 %d, (%s|imm32)
32-bit left shift, by %s
or imm32
bits.
rsh32 %d, (%s|imm32)
32-bit right logical shift, by %s
or imm32
bits.
arsh32 %d, (%s|imm32)
32-bit right arithmetic shift, by %s
or imm32
bits.
neg32 %d
32-bit arithmetic negation.
mov32 %d, (%s|imm32)
Move the 32-bit value of %s
in %d
, or load imm32
in %d
.
endle %d, (8|16|32)
Convert the 8-bit, 16-bit or 32-bit value in %d
to
little-endian.
endbe %d, (8|16|32)
Convert the 8-bit, 16-bit or 32-bit value in %d
to big-endian.
lddw %d, imm64
Load the given signed 64-bit immediate, or pseudo map descriptor, to
the destination register %d
.
lddw %d, %map_fd(N)
Load the address of the given pseudo map fd N to the
destination register %d
.
The following instructions are intended to be used in socket filters, and are therefore not general-purpose: they make assumptions on the contents of several registers. See the file Documentation/networking/filter.txt in the Linux kernel source tree for more information.
Absolute loads:
ldabsdw imm32
Absolute 64-bit load.
ldabsw imm32
Absolute 32-bit load.
ldabsh imm32
Absolute 16-bit load.
ldabsb imm32
Absolute 8-bit load.
Indirect loads:
ldinddw %s, imm32
Indirect 64-bit load.
ldindw %s, imm32
Indirect 32-bit load.
ldindh %s, imm32
Indirect 16-bit load.
ldindb %s, imm32
Indirect 8-bit load.
General-purpose load and store instructions are provided for several word sizes.
Load to register instructions:
ldxdw %d, [%s+offset16]
Generic 64-bit load.
ldxw %d, [%s+offset16]
Generic 32-bit load.
ldxh %d, [%s+offset16]
Generic 16-bit load.
ldxb %d, [%s+offset16]
Generic 8-bit load.
Store from register instructions:
stxdw [%d+offset16], %s
Generic 64-bit store.
stxw [%d+offset16], %s
Generic 32-bit store.
stxh [%d+offset16], %s
Generic 16-bit store.
stxb [%d+offset16], %s
Generic 8-bit store.
Store from immediates instructions:
stddw [%d+offset16], imm32
Store immediate as 64-bit.
stdw [%d+offset16], imm32
Store immediate as 32-bit.
stdh [%d+offset16], imm32
Store immediate as 16-bit.
stdb [%d+offset16], imm32
Store immediate as 8-bit.
eBPF provides the following compare-and-jump instructions, which compare the values of the two given registers, or the values of a register and an immediate, and perform a branch in case the comparison holds true.
ja %d,(%s|imm32),disp16
Jump-always.
jeq %d,(%s|imm32),disp16
Jump if equal.
jgt %d,(%s|imm32),disp16
Jump if greater.
jge %d,(%s|imm32),disp16
Jump if greater or equal.
jlt %d,(%s|imm32),disp16
Jump if lesser.
jle %d,(%s|imm32),disp16
Jump if lesser or equal.
jset %d,(%s|imm32),disp16
Jump if signed equal.
jne %d,(%s|imm32),disp16
Jump if not equal.
jsgt %d,(%s|imm32),disp16
Jump if signed greater.
jsge %d,(%s|imm32),disp16
Jump if signed greater or equal.
jslt %d,(%s|imm32),disp16
Jump if signed lesser.
jsle %d,(%s|imm32),disp16
Jump if signed lesser or equal.
A call instruction is provided in order to perform calls to other eBPF functions, or to external kernel helpers:
call (disp32|imm32)
Jump and link to the offset disp32, or to the kernel helper function identified by imm32.
Finally:
exit
Terminate the eBPF program.
Atomic exchange-and-add instructions are provided in two flavors: one for swapping 64-bit quantities and another for 32-bit quantities.
xadddw [%d+offset16],%s
Exchange-and-add a 64-bit value at the specified location.
xaddw [%d+offset16],%s
Exchange-and-add a 32-bit value at the specified location.
Next: CRIS Dependent Features, Previous: BPF Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: CR16 Syntax, Up: CR16 Dependent Features [Contents][Index]
The National Semiconductor CR16 target of as
has a few machine dependent operand qualifiers.
Operand expression type qualifier is an optional field in the instruction operand, to determines the type of the expression field of an operand. The @
is required. CR16 architecture uses one of the following expression qualifiers:
s
- Specifies expression operand type as small
m
- Specifies expression operand type as medium
l
- Specifies expression operand type as large
c
- Specifies the CR16 Assembler generates a relocation entry for the operand, where pc has implied bit, the expression is adjusted accordingly. The linker uses the relocation entry to update the operand address at link time.
got/GOT
- Specifies the CR16 Assembler generates a relocation entry for the operand, offset from Global Offset Table. The linker uses this relocation entry to update the operand address at link time
cgot/cGOT
- Specifies the CompactRISC Assembler generates a relocation entry for the operand, where pc has implied bit, the expression is adjusted accordingly. The linker uses the relocation entry to update the operand address at link time.
CR16 target operand qualifiers and its size (in bits):
4 bits.
16 bits, for movb and movw instructions.
20 bits, movd instructions.
32 bits.
Illegal specifier for this operand.
20 bits, movd instructions.
8 bits.
16 bits.
24 bits.
For example:
1movw $_myfun@c,r1
This loads the address of _myfun, shifted right by 1, into r1. 2movd $_myfun@c,(r2,r1)
This loads the address of _myfun, shifted right by 1, into register-pair r2-r1. 3_myfun_ptr:
.long _myfun@c
loadd _myfun_ptr, (r1,r0)
jal (r1,r0)
This .long directive, the address of _myfunc, shifted right by 1 at link time. 4loadd _data1@GOT(r12), (r1,r0)
This loads the address of _data1, into global offset table (ie GOT) and its offset value from GOT loads into register-pair r2-r1. 5loadd _myfunc@cGOT(r12), (r1,r0)
This loads the address of _myfun, shifted right by 1, into global offset table (ie GOT) and its offset value from GOT loads into register-pair r1-r0.
Previous: CR16 Operand Qualifiers, Up: CR16 Dependent Features [Contents][Index]
Up: CR16 Syntax [Contents][Index]
The presence of a ‘#’ on a line indicates the start of a comment that extends to the end of the current line. If the ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The ‘;’ character can be used to separate statements on the same line.
Next: C-SKY Dependent Features, Previous: CR16 Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Instruction expansion, Up: CRIS Dependent Features [Contents][Index]
The CRIS version of as
has these
machine-dependent command-line options.
The format of the generated object files can be either ELF or
a.out, specified by the command-line options
--emulation=crisaout and --emulation=criself.
The default is ELF (criself), unless as
has been
configured specifically for a.out by using the configuration
name cris-axis-aout
.
There are two different link-incompatible ELF object file variants for CRIS, for use in environments where symbols are expected to be prefixed by a leading ‘_’ character and for environments without such a symbol prefix. The variant used for GNU/Linux port has no symbol prefix. Which variant to produce is specified by either of the options --underscore and --no-underscore. The default is --underscore. Since symbols in CRIS a.out objects are expected to have a ‘_’ prefix, specifying --no-underscore when generating a.out objects is an error. Besides the object format difference, the effect of this option is to parse register names differently (see crisnous). The --no-underscore option makes a ‘$’ register prefix mandatory.
The option --pic must be passed to as
in
order to recognize the symbol syntax used for ELF (SVR4 PIC)
position-independent-code (see crispic). This will also
affect expansion of instructions. The expansion with
--pic will use PC-relative rather than (slightly
faster) absolute addresses in those expansions. This option is only
valid when generating ELF format object files.
The option --march=architecture specifies the recognized instruction set and recognized register names. It also controls the architecture type of the object file. Valid values for architecture are:
v0_v10
All instructions and register names for any architecture variant in the set v0…v10 are recognized. This is the default if the target is configured as cris-*.
v10
Only instructions and register names for CRIS v10 (as found in ETRAX 100 LX) are recognized. This is the default if the target is configured as crisv10-*.
v32
Only instructions and register names for CRIS v32 (code name Guinness) are recognized. This is the default if the target is configured as crisv32-*. This value implies --no-mul-bug-abort. (A subsequent --mul-bug-abort will turn it back on.)
common_v10_v32
Only instructions with register names and addressing modes with opcodes common to the v10 and v32 are recognized.
When -N is specified, as
will emit a
warning when a 16-bit branch instruction is expanded into a
32-bit multiple-instruction construct (see Instruction expansion).
Some versions of the CRIS v10, for example in the Etrax 100 LX,
contain a bug that causes destabilizing memory accesses when a
multiply instruction is executed with certain values in the
first operand just before a cache-miss. When the
--mul-bug-abort command-line option is active (the
default value), as
will refuse to assemble a file
containing a multiply instruction at a dangerous offset, one
that could be the last on a cache-line, or is in a section with
insufficient alignment. This placement checking does not catch
any case where the multiply instruction is dangerously placed
because it is located in a delay-slot. The
--mul-bug-abort command-line option turns off the
checking.
Next: Symbols, Previous: Command-line Options, Up: CRIS Dependent Features [Contents][Index]
as
will silently choose an instruction that fits
the operand size for ‘[register+constant]’ operands. For
example, the offset 127
in move.d [r3+127],r4
fits
in an instruction using a signed-byte offset. Similarly,
move.d [r2+32767],r1
will generate an instruction using a
16-bit offset. For symbolic expressions and constants that do
not fit in 16 bits including the sign bit, a 32-bit offset is
generated.
For branches, as
will expand from a 16-bit branch
instruction into a sequence of instructions that can reach a
full 32-bit address. Since this does not correspond to a single
instruction, such expansions can optionally be warned about.
See Command-line Options.
If the operand is found to fit the range, a lapc
mnemonic
will translate to a lapcq
instruction. Use lapc.d
to force the 32-bit lapc
instruction.
Similarly, the addo
mnemonic will translate to the
shortest fitting instruction of addoq
, addo.w
and
addo.d
, when used with a operand that is a constant known
at assembly time.
Next: Syntax, Previous: Instruction expansion, Up: CRIS Dependent Features [Contents][Index]
Some symbols are defined by the assembler. They’re intended to be used in conditional assembly, for example:
.if ..asm.arch.cris.v32 code for CRIS v32 .elseif ..asm.arch.cris.common_v10_v32 code common to CRIS v32 and CRIS v10 .elseif ..asm.arch.cris.v10 | ..asm.arch.cris.any_v0_v10 code for v10 .else .error "Code needs to be added here." .endif
These symbols are defined in the assembler, reflecting command-line options, either when specified or the default. They are always defined, to 0 or 1.
..asm.arch.cris.any_v0_v10
This symbol is non-zero when --march=v0_v10 is specified or the default.
..asm.arch.cris.common_v10_v32
Set according to the option --march=common_v10_v32.
..asm.arch.cris.v10
Reflects the option --march=v10.
..asm.arch.cris.v32
Corresponds to --march=v10.
Speaking of symbols, when a symbol is used in code, it can have a suffix modifying its value for use in position-independent code. See Symbols in position-independent code.
Previous: Symbols, Up: CRIS Dependent Features [Contents][Index]
There are different aspects of the CRIS assembly syntax.
Next: Symbols in position-independent code, Up: Syntax [Contents][Index]
The character ‘#’ is a line comment character. It starts a comment if and only if it is placed at the beginning of a line.
A ‘;’ character starts a comment anywhere on the line, causing all characters up to the end of the line to be ignored.
A ‘@’ character is handled as a line separator equivalent to a logical new-line character (except in a comment), so separate instructions can be specified on a single line.
Next: Register names, Previous: Special Characters, Up: Syntax [Contents][Index]
When generating position-independent code (SVR4
PIC) for use in cris-axis-linux-gnu or crisv32-axis-linux-gnu
shared libraries, symbol
suffixes are used to specify what kind of run-time symbol lookup
will be used, expressed in the object as different
relocation types. Usually, all absolute symbol values
must be located in a table, the global offset table,
leaving the code position-independent; independent of values of
global symbols and independent of the address of the code. The
suffix modifies the value of the symbol, into for example an
index into the global offset table where the real symbol value
is entered, or a PC-relative value, or a value relative to the
start of the global offset table. All symbol suffixes start
with the character ‘:’ (omitted in the list below). Every
symbol use in code or a read-only section must therefore have a
PIC suffix to enable a useful shared library to be created.
Usually, these constructs must not be used with an additive
constant offset as is usually allowed, i.e. no 4 as in
symbol + 4
is allowed. This restriction is checked at
link-time, not at assembly-time.
GOT
Attaching this suffix to a symbol in an instruction causes the
symbol to be entered into the global offset table. The value is
a 32-bit index for that symbol into the global offset table.
The name of the corresponding relocation is
‘R_CRIS_32_GOT’. Example: move.d
[$r0+extsym:GOT],$r9
GOT16
Same as for ‘GOT’, but the value is a 16-bit index into the
global offset table. The corresponding relocation is
‘R_CRIS_16_GOT’. Example: move.d
[$r0+asymbol:GOT16],$r10
PLT
This suffix is used for function symbols. It causes a
procedure linkage table, an array of code stubs, to be
created at the time the shared object is created or linked
against, together with a global offset table entry. The value
is a pc-relative offset to the corresponding stub code in the
procedure linkage table. This arrangement causes the run-time
symbol resolver to be called to look up and set the value of the
symbol the first time the function is called (at latest;
depending environment variables). It is only safe to leave the
symbol unresolved this way if all references are function calls.
The name of the relocation is ‘R_CRIS_32_PLT_PCREL’.
Example: add.d fnname:PLT,$pc
PLTG
Like PLT, but the value is relative to the beginning of the
global offset table. The relocation is
‘R_CRIS_32_PLT_GOTREL’. Example: move.d
fnname:PLTG,$r3
GOTPLT
Similar to ‘PLT’, but the value of the symbol is a 32-bit
index into the global offset table. This is somewhat of a mix
between the effect of the ‘GOT’ and the ‘PLT’ suffix;
the difference to ‘GOT’ is that there will be a procedure
linkage table entry created, and that the symbol is assumed to
be a function entry and will be resolved by the run-time
resolver as with ‘PLT’. The relocation is
‘R_CRIS_32_GOTPLT’. Example: jsr
[$r0+fnname:GOTPLT]
GOTPLT16
A variant of ‘GOTPLT’ giving a 16-bit value. Its
relocation name is ‘R_CRIS_16_GOTPLT’. Example: jsr
[$r0+fnname:GOTPLT16]
GOTOFF
This suffix must only be attached to a local symbol, but may be
used in an expression adding an offset. The value is the
address of the symbol relative to the start of the global offset
table. The relocation name is ‘R_CRIS_32_GOTREL’.
Example: move.d [$r0+localsym:GOTOFF],r3
Next: Assembler Directives, Previous: Symbols in position-independent code, Up: Syntax [Contents][Index]
A ‘$’ character may always prefix a general or special
register name in an instruction operand but is mandatory when
the option --no-underscore is specified or when the
.syntax register_prefix
directive is in effect
(see crisnous). Register names are case-insensitive.
Previous: Register names, Up: Syntax [Contents][Index]
There are a few CRIS-specific pseudo-directives in addition to the generic ones. See Assembler Directives. Constants emitted by pseudo-directives are in little-endian order for CRIS. There is no support for floating-point-specific directives for CRIS.
.dword EXPRESSIONS
¶The .dword
directive is a synonym for .int
,
expecting zero or more EXPRESSIONS, separated by commas. For
each expression, a 32-bit little-endian constant is emitted.
.syntax ARGUMENT
¶The .syntax
directive takes as ARGUMENT one of the
following case-sensitive choices.
no_register_prefix
The .syntax no_register_prefix
directive
makes a ‘$’ character prefix on all registers optional. It
overrides a previous setting, including the corresponding effect
of the option --no-underscore. If this directive is
used when ordinary symbols do not have a ‘_’ character
prefix, care must be taken to avoid ambiguities whether an
operand is a register or a symbol; using symbols with names the
same as general or special registers then invoke undefined
behavior.
register_prefix
This directive makes a ‘$’ character prefix on all registers mandatory. It overrides a previous setting, including the corresponding effect of the option --underscore.
leading_underscore
This is an assertion directive, emitting an error if the --no-underscore option is in effect.
no_leading_underscore
This is the opposite of the .syntax leading_underscore
directive and emits an error if the option --underscore
is in effect.
.arch ARGUMENT
¶This is an assertion directive, giving an error if the specified ARGUMENT is not the same as the specified or default value for the --march=architecture option (see march-option).
Next: D10V Dependent Features, Previous: CRIS Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: C-SKY Dependent Features [Contents][Index]
-march=archname
Assemble for architecture archname. The --help option lists valid values for archname.
-mcpu=cpuname
Assemble for architecture cpuname. The --help option lists valid values for cpuname.
-EL
-mlittle-endian
Generate little-endian output.
-EB
-mbig-endian
Generate big-endian output.
-fpic
-pic
Generate position-independent code.
-mljump
-mno-ljump
Enable/disable transformation of the short branch instructions
jbf
, jbt
, and jbr
to jmpi
.
This option is for V2 processors only.
It is ignored on CK801 and CK802 targets, which do not support the jmpi
instruction, and is enabled by default for other processors.
-mbranch-stub
-mno-branch-stub
Pass through R_CKCORE_PCREL_IMM26BY2
relocations for bsr
instructions to the linker.
This option is only available for bare-metal C-SKY V2 ELF targets, where it is enabled by default. It cannot be used in code that will be dynamically linked against shared libraries.
-force2bsr
-mforce2bsr
-no-force2bsr
-mno-force2bsr
Enable/disable transformation of jbsr
instructions to bsr
.
This option is always enabled (and -mno-force2bsr is ignored)
for CK801/CK802 targets. It is also always enabled when
-mbranch-stub is in effect.
-jsri2bsr
-mjsri2bsr
-no-jsri2bsr
-mno-jsri2bsr
Enable/disable transformation of jsri
instructions to bsr
.
This option is enabled by default.
-mnolrw
-mno-lrw
Enable/disable transformation of lrw
instructions into a
movih
/ori
pair.
-melrw
-mno-elrw
Enable/disable extended lrw
instructions.
This option is enabled by default for CK800-series processors.
-mlaf
-mliterals-after-func
-mno-laf
-mno-literals-after-func
Enable/disable placement of literal pools after each function.
-mlabr
-mliterals-after-br
-mno-labr
-mnoliterals-after-br
Enable/disable placement of literal pools after unconditional branches. This option is enabled by default.
-mistack
-mno-istack
Enable/disable interrupt stack instructions. This option is enabled by default on CK801, CK802, and CK802 processors.
The following options explicitly enable certain optional instructions.
These features are also enabled implicitly by using -mcpu=
to specify
a processor that supports it.
-mhard-float
Enable hard float instructions.
-mmp
Enable multiprocessor instructions.
-mcp
Enable coprocessor instructions.
-mcache
Enable cache prefetch instruction.
-msecurity
Enable C-SKY security instructions.
-mtrust
Enable C-SKY trust instructions.
-mdsp
Enable DSP instructions.
-medsp
Enable enhanced DSP instructions.
-mvdsp
Enable vector DSP instructions.
Previous: Options, Up: C-SKY Dependent Features [Contents][Index]
as
implements the standard C-SKY assembler syntax
documented in the
C-SKY V2 CPU Applications Binary Interface Standards Manual.
Next: D30V Dependent Features, Previous: C-SKY Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: D10V Dependent Features [Contents][Index]
The Mitsubishi D10V version of as
has a few machine
dependent options.
The D10V can often execute two sub-instructions in parallel. When this option
is used, as
will attempt to optimize its output by detecting when
instructions can be executed in parallel.
To optimize execution performance, as
will sometimes swap the
order of instructions. Normally this generates a warning. When this option
is used, no warning will be generated when instructions are swapped.
as
packs adjacent short instructions into a single packed
instruction. ‘--no-gstabs-packing’ turns instruction packing off if
‘--gstabs’ is specified as well; ‘--gstabs-packing’ (the
default) turns instruction packing on even when ‘--gstabs’ is
specified.
Next: Floating Point, Previous: D10V Options, Up: D10V Dependent Features [Contents][Index]
The D10V syntax is based on the syntax in Mitsubishi’s D10V architecture manual. The differences are detailed below.
Next: Sub-Instructions, Up: Syntax [Contents][Index]
The D10V version of as
uses the instruction names in the D10V
Architecture Manual. However, the names in the manual are sometimes ambiguous.
There are instruction names that can assemble to a short or long form opcode.
How does the assembler pick the correct form? as
will always pick the
smallest form if it can. When dealing with a symbol that is not defined yet when a
line is being assembled, it will always use the long form. If you need to force the
assembler to use either the short or long form of the instruction, you can append
either ‘.s’ (short) or ‘.l’ (long) to it. For example, if you are writing
an assembly program and you want to do a branch to a symbol that is defined later
in your program, you can write ‘bra.s foo’.
Objdump and GDB will always append ‘.s’ or ‘.l’ to instructions which
have both short and long forms.
Next: Special Characters, Previous: Size Modifiers, Up: Syntax [Contents][Index]
The D10V assembler takes as input a series of instructions, either one-per-line, or in the special two-per-line format described in the next section. Some of these instructions will be short-form or sub-instructions. These sub-instructions can be packed into a single instruction. The assembler will do this automatically. It will also detect when it should not pack instructions. For example, when a label is defined, the next instruction will never be packaged with the previous one. Whenever a branch and link instruction is called, it will not be packaged with the next instruction so the return address will be valid. Nops are automatically inserted when necessary.
If you do not want the assembler automatically making these decisions, you can control the packaging and execution type (parallel or sequential) with the special execution symbols described in the next section.
Next: Register Names, Previous: Sub-Instructions, Up: Syntax [Contents][Index]
A semicolon (‘;’) can be used anywhere on a line to start a comment that extends to the end of the line.
If a ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line could also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
Sub-instructions may be executed in order, in reverse-order, or in parallel. Instructions listed in the standard one-per-line format will be executed sequentially. To specify the executing order, use the following symbols:
Sequential with instruction on the left first.
Sequential with instruction on the right first.
Parallel
The D10V syntax allows either one instruction per line, one instruction per line with the execution symbol, or two instructions per line. For example
abs a1 -> abs r0
Execute these sequentially. The instruction on the right is in the right container and is executed second.
abs r0 <- abs a1
Execute these reverse-sequentially. The instruction on the right is in the right container, and is executed first.
ld2w r2,@r8+ || mac a0,r0,r7
Execute these in parallel.
ld2w r2,@r8+ ||
mac a0,r0,r7
Two-line format. Execute these in parallel.
ld2w r2,@r8+
mac a0,r0,r7
Two-line format. Execute these sequentially. Assembler will put them in the proper containers.
ld2w r2,@r8+ ->
mac a0,r0,r7
Two-line format. Execute these sequentially. Same as above but second instruction will always go into right container.
Since ‘$’ has no special meaning, you may use it in symbol names.
Next: Addressing Modes, Previous: Special Characters, Up: Syntax [Contents][Index]
You can use the predefined symbols ‘r0’ through ‘r15’ to refer to the D10V registers. You can also use ‘sp’ as an alias for ‘r15’. The accumulators are ‘a0’ and ‘a1’. There are special register-pair names that may optionally be used in opcodes that require even-numbered registers. Register names are not case sensitive.
Register Pairs
r0-r1
r2-r3
r4-r5
r6-r7
r8-r9
r10-r11
r12-r13
r14-r15
The D10V also has predefined symbols for these control registers and status bits:
psw
Processor Status Word
bpsw
Backup Processor Status Word
pc
Program Counter
bpc
Backup Program Counter
rpt_c
Repeat Count
rpt_s
Repeat Start address
rpt_e
Repeat End address
mod_s
Modulo Start address
mod_e
Modulo End address
iba
Instruction Break Address
f0
Flag 0
f1
Flag 1
c
Carry flag
Next: @WORD Modifier, Previous: Register Names, Up: Syntax [Contents][Index]
as
understands the following addressing modes for the D10V.
Rn
in the following refers to any of the numbered
registers, but not the control registers.
Rn
Register direct
@Rn
Register indirect
@Rn+
Register indirect with post-increment
@Rn-
Register indirect with post-decrement
@-SP
Register indirect with pre-decrement
@(disp, Rn)
Register indirect with displacement
addr
PC relative address (for branch or rep).
#imm
Immediate data (the ‘#’ is optional and ignored)
Previous: Addressing Modes, Up: Syntax [Contents][Index]
Any symbol followed by @word
will be replaced by the symbol’s value
shifted right by 2. This is used in situations such as loading a register
with the address of a function (or any other code fragment). For example, if
you want to load a register with the location of the function main
then
jump to that function, you could do it as follows:
ldi r2, main@word jmp r2
Next: Opcodes, Previous: Syntax, Up: D10V Dependent Features [Contents][Index]
The D10V has no hardware floating point, but the .float
and .double
directives generates IEEE floating-point numbers for compatibility
with other development tools.
Previous: Floating Point, Up: D10V Dependent Features [Contents][Index]
For detailed information on the D10V machine instruction set, see
D10V Architecture: A VLIW Microprocessor for Multimedia Applications
(Mitsubishi Electric Corp.).
as
implements all the standard D10V opcodes. The only changes are those
described in the section on size modifiers
Next: Epiphany Dependent Features, Previous: D10V Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: D30V Dependent Features [Contents][Index]
The Mitsubishi D30V version of as
has a few machine
dependent options.
The D30V can often execute two sub-instructions in parallel. When this option
is used, as
will attempt to optimize its output by detecting when
instructions can be executed in parallel.
When this option is used, as
will issue a warning every
time it adds a nop instruction.
When this option is used, as
will issue a warning if it
needs to insert a nop after a 32-bit multiply before a load or 16-bit
multiply instruction.
Next: Floating Point, Previous: D30V Options, Up: D30V Dependent Features [Contents][Index]
The D30V syntax is based on the syntax in Mitsubishi’s D30V architecture manual. The differences are detailed below.
Next: Sub-Instructions, Up: Syntax [Contents][Index]
The D30V version of as
uses the instruction names in the D30V
Architecture Manual. However, the names in the manual are sometimes ambiguous.
There are instruction names that can assemble to a short or long form opcode.
How does the assembler pick the correct form? as
will always pick the
smallest form if it can. When dealing with a symbol that is not defined yet when a
line is being assembled, it will always use the long form. If you need to force the
assembler to use either the short or long form of the instruction, you can append
either ‘.s’ (short) or ‘.l’ (long) to it. For example, if you are writing
an assembly program and you want to do a branch to a symbol that is defined later
in your program, you can write ‘bra.s foo’.
Objdump and GDB will always append ‘.s’ or ‘.l’ to instructions which
have both short and long forms.
Next: Special Characters, Previous: Size Modifiers, Up: Syntax [Contents][Index]
The D30V assembler takes as input a series of instructions, either one-per-line, or in the special two-per-line format described in the next section. Some of these instructions will be short-form or sub-instructions. These sub-instructions can be packed into a single instruction. The assembler will do this automatically. It will also detect when it should not pack instructions. For example, when a label is defined, the next instruction will never be packaged with the previous one. Whenever a branch and link instruction is called, it will not be packaged with the next instruction so the return address will be valid. Nops are automatically inserted when necessary.
If you do not want the assembler automatically making these decisions, you can control the packaging and execution type (parallel or sequential) with the special execution symbols described in the next section.
Next: Guarded Execution, Previous: Sub-Instructions, Up: Syntax [Contents][Index]
A semicolon (‘;’) can be used anywhere on a line to start a comment that extends to the end of the line.
If a ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line could also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
Sub-instructions may be executed in order, in reverse-order, or in parallel. Instructions listed in the standard one-per-line format will be executed sequentially unless you use the ‘-O’ option.
To specify the executing order, use the following symbols:
Sequential with instruction on the left first.
Sequential with instruction on the right first.
Parallel
The D30V syntax allows either one instruction per line, one instruction per line with the execution symbol, or two instructions per line. For example
abs r2,r3 -> abs r4,r5
Execute these sequentially. The instruction on the right is in the right container and is executed second.
abs r2,r3 <- abs r4,r5
Execute these reverse-sequentially. The instruction on the right is in the right container, and is executed first.
abs r2,r3 || abs r4,r5
Execute these in parallel.
ldw r2,@(r3,r4) ||
mulx r6,r8,r9
Two-line format. Execute these in parallel.
mulx a0,r8,r9
stw r2,@(r3,r4)
Two-line format. Execute these sequentially unless ‘-O’ option is used. If the ‘-O’ option is used, the assembler will determine if the instructions could be done in parallel (the above two instructions can be done in parallel), and if so, emit them as parallel instructions. The assembler will put them in the proper containers. In the above example, the assembler will put the ‘stw’ instruction in left container and the ‘mulx’ instruction in the right container.
stw r2,@(r3,r4) ->
mulx a0,r8,r9
Two-line format. Execute the ‘stw’ instruction followed by the ‘mulx’ instruction sequentially. The first instruction goes in the left container and the second instruction goes into right container. The assembler will give an error if the machine ordering constraints are violated.
stw r2,@(r3,r4) <-
mulx a0,r8,r9
Same as previous example, except that the ‘mulx’ instruction is executed before the ‘stw’ instruction.
Since ‘$’ has no special meaning, you may use it in symbol names.
Next: Register Names, Previous: Special Characters, Up: Syntax [Contents][Index]
as
supports the full range of guarded execution
directives for each instruction. Just append the directive after the
instruction proper. The directives are:
Execute the instruction if flag f0 is true.
Execute the instruction if flag f0 is false.
Execute the instruction if flag f1 is true.
Execute the instruction if flag f1 is false.
Execute the instruction if both flags f0 and f1 are true.
Execute the instruction if flag f0 is true and flag f1 is false.
Next: Addressing Modes, Previous: Guarded Execution, Up: Syntax [Contents][Index]
You can use the predefined symbols ‘r0’ through ‘r63’ to refer to the D30V registers. You can also use ‘sp’ as an alias for ‘r63’ and ‘link’ as an alias for ‘r62’. The accumulators are ‘a0’ and ‘a1’.
The D30V also has predefined symbols for these control registers and status bits:
psw
Processor Status Word
bpsw
Backup Processor Status Word
pc
Program Counter
bpc
Backup Program Counter
rpt_c
Repeat Count
rpt_s
Repeat Start address
rpt_e
Repeat End address
mod_s
Modulo Start address
mod_e
Modulo End address
iba
Instruction Break Address
f0
Flag 0
f1
Flag 1
f2
Flag 2
f3
Flag 3
f4
Flag 4
f5
Flag 5
f6
Flag 6
f7
Flag 7
s
Same as flag 4 (saturation flag)
v
Same as flag 5 (overflow flag)
va
Same as flag 6 (sticky overflow flag)
c
Same as flag 7 (carry/borrow flag)
b
Same as flag 7 (carry/borrow flag)
Previous: Register Names, Up: Syntax [Contents][Index]
as
understands the following addressing modes for the D30V.
Rn
in the following refers to any of the numbered
registers, but not the control registers.
Rn
Register direct
@Rn
Register indirect
@Rn+
Register indirect with post-increment
@Rn-
Register indirect with post-decrement
@-SP
Register indirect with pre-decrement
@(disp, Rn)
Register indirect with displacement
addr
PC relative address (for branch or rep).
#imm
Immediate data (the ‘#’ is optional and ignored)
Next: Opcodes, Previous: Syntax, Up: D30V Dependent Features [Contents][Index]
The D30V has no hardware floating point, but the .float
and .double
directives generates IEEE floating-point numbers for compatibility
with other development tools.
Previous: Floating Point, Up: D30V Dependent Features [Contents][Index]
For detailed information on the D30V machine instruction set, see
D30V Architecture: A VLIW Microprocessor for Multimedia Applications
(Mitsubishi Electric Corp.).
as
implements all the standard D30V opcodes. The only changes are those
described in the section on size modifiers
Next: H8/300 Dependent Features, Previous: D30V Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Epiphany Syntax, Up: Epiphany Dependent Features [Contents][Index]
as
has two additional command-line options for the Epiphany
architecture.
-mepiphany
Specifies that the both 32 and 16 bit instructions are allowed. This is the default behavior.
-mepiphany16
Restricts the permitted instructions to just the 16 bit set.
Previous: Options, Up: Epiphany Dependent Features [Contents][Index]
Up: Epiphany Syntax [Contents][Index]
The presence of a ‘;’ on a line indicates the start of a comment that extends to the end of the current line.
If a ‘#’ appears as the first character of a line then the whole line is treated as a comment, but in this case the line could also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The ‘`’ character can be used to separate statements on the same line.
Next: HPPA Dependent Features, Previous: Epiphany Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: H8/300 Dependent Features [Contents][Index]
The Renesas H8/300 version of as
has one
machine-dependent option:
-h-tick-hex
Support H’00 style hex constants in addition to 0x00 style.
-mach=name
Sets the H8300 machine variant. The following machine names
are recognised:
h8300h
,
h8300hn
,
h8300s
,
h8300sn
,
h8300sx
and
h8300sxn
.
Next: Floating Point, Previous: Options, Up: H8/300 Dependent Features [Contents][Index]
Next: Register Names, Up: Syntax [Contents][Index]
‘;’ is the line comment character.
‘$’ can be used instead of a newline to separate statements. Therefore you may not use ‘$’ in symbol names on the H8/300.
Next: Addressing Modes, Previous: Special Characters, Up: Syntax [Contents][Index]
You can use predefined symbols of the form ‘rnh’ and ‘rnl’ to refer to the H8/300 registers as sixteen 8-bit general-purpose registers. n is a digit from ‘0’ to ‘7’); for instance, both ‘r0h’ and ‘r7l’ are valid register names.
You can also use the eight predefined symbols ‘rn’ to refer to the H8/300 registers as 16-bit registers (you must use this form for addressing).
On the H8/300H, you can also use the eight predefined symbols ‘ern’ (‘er0’ … ‘er7’) to refer to the 32-bit general purpose registers.
The two control registers are called pc
(program counter; a
16-bit register, except on the H8/300H where it is 24 bits) and
ccr
(condition code register; an 8-bit register). r7
is
used as the stack pointer, and can also be called sp
.
Previous: Register Names, Up: Syntax [Contents][Index]
as understands the following addressing modes for the H8/300:
rn
Register direct
@rn
Register indirect
@(d, rn)
@(d:16, rn)
@(d:24, rn)
Register indirect: 16-bit or 24-bit displacement d from register n. (24-bit displacements are only meaningful on the H8/300H.)
@rn+
Register indirect with post-increment
@-rn
Register indirect with pre-decrement
@
aa
@
aa:8
@
aa:16
@
aa:24
Absolute address aa
. (The address size ‘:24’ only makes
sense on the H8/300H.)
#xx
#xx:8
#xx:16
#xx:32
Immediate data xx. You may specify the ‘:8’, ‘:16’, or
‘:32’ for clarity, if you wish; but as
neither
requires this nor uses it—the data size required is taken from
context.
@
@
aa
@
@
aa:8
Memory indirect. You may specify the ‘:8’ for clarity, if you
wish; but as
neither requires this nor uses it.
Next: H8/300 Machine Directives, Previous: Syntax, Up: H8/300 Dependent Features [Contents][Index]
The H8/300 family has no hardware floating point, but the .float
directive generates IEEE floating-point numbers for compatibility
with other development tools.
Next: Opcodes, Previous: Floating Point, Up: H8/300 Dependent Features [Contents][Index]
as
has the following machine-dependent directives for
the H8/300:
.h8300h
Recognize and emit additional instructions for the H8/300H variant, and
also make .int
emit 32-bit numbers rather than the usual (16-bit)
for the H8/300 family.
.h8300s
Recognize and emit additional instructions for the H8S variant, and
also make .int
emit 32-bit numbers rather than the usual (16-bit)
for the H8/300 family.
.h8300hn
Recognize and emit additional instructions for the H8/300H variant in
normal mode, and also make .int
emit 32-bit numbers rather than
the usual (16-bit) for the H8/300 family.
.h8300sn
Recognize and emit additional instructions for the H8S variant in
normal mode, and also make .int
emit 32-bit numbers rather than
the usual (16-bit) for the H8/300 family.
On the H8/300 family (including the H8/300H) ‘.word’ directives generate 16-bit numbers.
Previous: H8/300 Machine Directives, Up: H8/300 Dependent Features [Contents][Index]
For detailed information on the H8/300 machine instruction set, see H8/300 Series Programming Manual. For information specific to the H8/300H, see H8/300H Series Programming Manual (Renesas).
as
implements all the standard H8/300 opcodes. No additional
pseudo-instructions are needed on this family.
Four H8/300 instructions (add
, cmp
, mov
,
sub
) are defined with variants using the suffixes ‘.b’,
‘.w’, and ‘.l’ to specify the size of a memory operand.
as
supports these suffixes, but does not require them;
since one of the operands is always a register, as
can
deduce the correct size.
For example, since r0
refers to a 16-bit register,
mov r0,@foo
is equivalent to
mov.w r0,@foo
If you use the size suffixes, as
issues a warning when
the suffix and the register size do not match.
Next: 80386 Dependent Features, Previous: H8/300 Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Options, Up: HPPA Dependent Features [Contents][Index]
As a back end for GNU CC as
has been thoroughly tested and should
work extremely well. We have tested it only minimally on hand written assembly
code and no one has tested it much on the assembly output from the HP
compilers.
The format of the debugging sections has changed since the original
as
port (version 1.3X) was released; therefore,
you must rebuild all HPPA objects and libraries with the new
assembler so that you can debug the final executable.
The HPPA as
port generates a small subset of the relocations
available in the SOM and ELF object file formats. Additional relocation
support will be added as it becomes necessary.
Next: Syntax, Previous: Notes, Up: HPPA Dependent Features [Contents][Index]
as
has no machine-dependent command-line options for the HPPA.
Next: Floating Point, Previous: Options, Up: HPPA Dependent Features [Contents][Index]
The assembler syntax closely follows the HPPA instruction set reference manual; assembler directives and general syntax closely follow the HPPA assembly language reference manual, with a few noteworthy differences.
First, a colon may immediately follow a label definition. This is simply for compatibility with how most assembly language programmers write code.
Some obscure expression parsing problems may affect hand written code which
uses the spop
instructions, or code which makes significant
use of the !
line separator.
as
is much less forgiving about missing arguments and other
similar oversights than the HP assembler. as
notifies you
of missing arguments as syntax errors; this is regarded as a feature, not a
bug.
Finally, as
allows you to use an external symbol without
explicitly importing the symbol. Warning: in the future this will be
an error for HPPA targets.
Special characters for HPPA targets include:
‘;’ is the line comment character.
‘!’ can be used instead of a newline to separate statements.
Since ‘$’ has no special meaning, you may use it in symbol names.
Next: HPPA Assembler Directives, Previous: Syntax, Up: HPPA Dependent Features [Contents][Index]
The HPPA family uses IEEE floating-point numbers.
Next: Opcodes, Previous: Floating Point, Up: HPPA Dependent Features [Contents][Index]
as
for the HPPA supports many additional directives for
compatibility with the native assembler. This section describes them only
briefly. For detailed information on HPPA-specific assembler directives, see
HP9000 Series 800 Assembly Language Reference Manual (HP 92432-90001).
as
does not support the following assembler directives
described in the HP manual:
.endm .liston .enter .locct .leave .macro .listoff
Beyond those implemented for compatibility, as
supports one
additional assembler directive for the HPPA: .param
. It conveys
register argument locations for static functions. Its syntax closely follows
the .export
directive.
These are the additional directives in as
for the HPPA:
.block n
.blockz n
Reserve n bytes of storage, and initialize them to zero.
.call
Mark the beginning of a procedure call. Only the special case with no arguments is allowed.
.callinfo [ param=value, … ] [ flag, … ]
Specify a number of parameters and flags that define the environment for a procedure.
param may be any of ‘frame’ (frame size), ‘entry_gr’ (end of general register range), ‘entry_fr’ (end of float register range), ‘entry_sr’ (end of space register range).
The values for flag are ‘calls’ or ‘caller’ (proc has subroutines), ‘no_calls’ (proc does not call subroutines), ‘save_rp’ (preserve return pointer), ‘save_sp’ (proc preserves stack pointer), ‘no_unwind’ (do not unwind this proc), ‘hpux_int’ (proc is interrupt routine).
.code
Assemble into the standard section called ‘$TEXT$’, subsection ‘$CODE$’.
.copyright "string"
In the SOM object format, insert string into the object code, marked as a copyright string.
.copyright "string"
In the ELF object format, insert string into the object code, marked as a version string.
.enter
Not yet supported; the assembler rejects programs containing this directive.
.entry
Mark the beginning of a procedure.
.exit
Mark the end of a procedure.
.export name [ ,typ ] [ ,param=r ]
Make a procedure name available to callers. typ, if present, must be one of ‘absolute’, ‘code’ (ELF only, not SOM), ‘data’, ‘entry’, ‘data’, ‘entry’, ‘millicode’, ‘plabel’, ‘pri_prog’, or ‘sec_prog’.
param, if present, provides either relocation information for the
procedure arguments and result, or a privilege level. param may be
‘argwn’ (where n ranges from 0
to 3
, and
indicates one of four one-word arguments); ‘rtnval’ (the procedure’s
result); or ‘priv_lev’ (privilege level). For arguments or the result,
r specifies how to relocate, and must be one of ‘no’ (not
relocatable), ‘gr’ (argument is in general register), ‘fr’ (in
floating point register), or ‘fu’ (upper half of float register).
For ‘priv_lev’, r is an integer.
.half n
Define a two-byte integer constant n; synonym for the portable
as
directive .short
.
.import name [ ,typ ]
Converse of .export
; make a procedure available to call. The arguments
use the same conventions as the first two arguments for .export
.
.label name
Define name as a label for the current assembly location.
.leave
Not yet supported; the assembler rejects programs containing this directive.
.origin lc
Advance location counter to lc. Synonym for the as
portable directive .org
.
.param name [ ,typ ] [ ,param=r ]
Similar to .export
, but used for static procedures.
.proc
Use preceding the first statement of a procedure.
.procend
Use following the last statement of a procedure.
label .reg expr
Synonym for .equ
; define label with the absolute expression
expr as its value.
.space secname [ ,params ]
Switch to section secname, creating a new section by that name if necessary. You may only use params when creating a new section, not when switching to an existing one. secname may identify a section by number rather than by name.
If specified, the list params declares attributes of the section, identified by keywords. The keywords recognized are ‘spnum=exp’ (identify this section by the number exp, an absolute expression), ‘sort=exp’ (order sections according to this sort key when linking; exp is an absolute expression), ‘unloadable’ (section contains no loadable data), ‘notdefined’ (this section defined elsewhere), and ‘private’ (data in this section not available to other programs).
.spnum secnam
Allocate four bytes of storage, and initialize them with the section number of
the section named secnam. (You can define the section number with the
HPPA .space
directive.)
.string "str"
Copy the characters in the string str to the object file.
See Strings, for information on escape sequences you can use in
as
strings.
Warning! The HPPA version of .string
differs from the
usual as
definition: it does not write a zero byte
after copying str.
.stringz "str"
Like .string
, but appends a zero byte after copying str to object
file.
.subspa name [ ,params ]
.nsubspa name [ ,params ]
Similar to .space
, but selects a subsection name within the
current section. You may only specify params when you create a
subsection (in the first instance of .subspa
for this name).
If specified, the list params declares attributes of the subsection, identified by keywords. The keywords recognized are ‘quad=expr’ (“quadrant” for this subsection), ‘align=expr’ (alignment for beginning of this subsection; a power of two), ‘access=expr’ (value for “access rights” field), ‘sort=expr’ (sorting order for this subspace in link), ‘code_only’ (subsection contains only code), ‘unloadable’ (subsection cannot be loaded into memory), ‘comdat’ (subsection is comdat), ‘common’ (subsection is common block), ‘dup_comm’ (subsection may have duplicate names), or ‘zero’ (subsection is all zeros, do not write in object file).
.nsubspa
always creates a new subspace with the given name, even
if one with the same name already exists.
‘comdat’, ‘common’ and ‘dup_comm’ can be used to implement various flavors of one-only support when using the SOM linker. The SOM linker only supports specific combinations of these flags. The details are not documented. A brief description is provided here.
‘comdat’ provides a form of linkonce support. It is useful for both code and data subspaces. A ‘comdat’ subspace has a key symbol marked by the ‘is_comdat’ flag or ‘ST_COMDAT’. Only the first subspace for any given key is selected. The key symbol becomes universal in shared links. This is similar to the behavior of ‘secondary_def’ symbols.
‘common’ provides Fortran named common support. It is only useful for data subspaces. Symbols with the flag ‘is_common’ retain this flag in shared links. Referencing a ‘is_common’ symbol in a shared library from outside the library doesn’t work. Thus, ‘is_common’ symbols must be output whenever they are needed.
‘common’ and ‘dup_comm’ together provide Cobol common support. The subspaces in this case must all be the same length. Otherwise, this support is similar to the Fortran common support.
‘dup_comm’ by itself provides a type of one-only support for code. Only the first ‘dup_comm’ subspace is selected. There is a rather complex algorithm to compare subspaces. Code symbols marked with the ‘dup_common’ flag are hidden. This support was intended for "C++ duplicate inlines".
A simplified technique is used to mark the flags of symbols based on the flags of their subspace. A symbol with the scope SS_UNIVERSAL and type ST_ENTRY, ST_CODE or ST_DATA is marked with the corresponding settings of ‘comdat’, ‘common’ and ‘dup_comm’ from the subspace, respectively. This avoids having to introduce additional directives to mark these symbols. The HP assembler sets ‘is_common’ from ‘common’. However, it doesn’t set the ‘dup_common’ from ‘dup_comm’. It doesn’t have ‘comdat’ support.
.version "str"
Write str as version identifier in object code.
Previous: HPPA Assembler Directives, Up: HPPA Dependent Features [Contents][Index]
For detailed information on the HPPA machine instruction set, see PA-RISC Architecture and Instruction Set Reference Manual (HP 09740-90039).
Next: IA-64 Dependent Features, Previous: HPPA Dependent Features, Up: Machine Dependent Features [Contents][Index]
The i386 version as
supports both the original Intel 386
architecture in both 16 and 32-bit mode as well as AMD x86-64 architecture
extending the Intel architecture to 64-bits.
Next: x86 specific Directives, Up: 80386 Dependent Features [Contents][Index]
The i386 version of as
has a few machine
dependent options:
--32 | --x32 | --64
Select the word size, either 32 bits or 64 bits. ‘--32’ implies Intel i386 architecture, while ‘--x32’ and ‘--64’ imply AMD x86-64 architecture with 32-bit or 64-bit word-size respectively.
These options are only available with the ELF object file format, and require that the necessary BFD support has been included (on a 32-bit platform you have to add –enable-64-bit-bfd to configure enable 64-bit usage and use x86-64 as target platform).
-n
By default, x86 GAS replaces multiple nop instructions used for alignment within code sections with multi-byte nop instructions such as leal 0(%esi,1),%esi. This switch disables the optimization if a single byte nop (0x90) is explicitly specified as the fill byte for alignment.
--divide
On SVR4-derived platforms, the character ‘/’ is treated as a comment character, which means that it cannot be used in expressions. The ‘--divide’ option turns ‘/’ into a normal character. This does not disable ‘/’ at the beginning of a line starting a comment, or affect using ‘#’ for starting a comment.
-march=CPU[+EXTENSION…]
This option specifies the target processor. The assembler will
issue an error message if an attempt is made to assemble an instruction
which will not execute on the target processor. The following
processor names are recognized:
i8086
,
i186
,
i286
,
i386
,
i486
,
i586
,
i686
,
pentium
,
pentiumpro
,
pentiumii
,
pentiumiii
,
pentium4
,
prescott
,
nocona
,
core
,
core2
,
corei7
,
iamcu
,
k6
,
k6_2
,
athlon
,
opteron
,
k8
,
amdfam10
,
bdver1
,
bdver2
,
bdver3
,
bdver4
,
znver1
,
znver2
,
znver3
,
znver4
,
btver1
,
btver2
,
generic32
and
generic64
.
In addition to the basic instruction set, the assembler can be told to
accept various extension mnemonics. For example,
-march=i686+sse4+vmx
extends i686 with sse4 and
vmx. The following extensions are currently supported:
8087
,
287
,
387
,
687
,
cmov
,
fxsr
,
mmx
,
sse
,
sse2
,
sse3
,
sse4a
,
ssse3
,
sse4.1
,
sse4.2
,
sse4
,
avx
,
avx2
,
lahf_sahf
,
monitor
,
adx
,
rdseed
,
prfchw
,
smap
,
mpx
,
sha
,
rdpid
,
ptwrite
,
cet
,
gfni
,
vaes
,
vpclmulqdq
,
prefetchwt1
,
clflushopt
,
se1
,
clwb
,
movdiri
,
movdir64b
,
enqcmd
,
serialize
,
tsxldtrk
,
kl
,
widekl
,
hreset
,
avx512f
,
avx512cd
,
avx512er
,
avx512pf
,
avx512vl
,
avx512bw
,
avx512dq
,
avx512ifma
,
avx512vbmi
,
avx512_4fmaps
,
avx512_4vnniw
,
avx512_vpopcntdq
,
avx512_vbmi2
,
avx512_vnni
,
avx512_bitalg
,
avx512_vp2intersect
,
tdx
,
avx512_bf16
,
avx_vnni
,
avx512_fp16
,
prefetchi
,
avx_ifma
,
avx_vnni_int8
,
cmpccxadd
,
wrmsrns
,
msrlist
,
avx_ne_convert
,
rao_int
,
amx_int8
,
amx_bf16
,
amx_fp16
,
amx_tile
,
vmx
,
vmfunc
,
smx
,
xsave
,
xsaveopt
,
xsavec
,
xsaves
,
aes
,
pclmul
,
fsgsbase
,
rdrnd
,
f16c
,
bmi2
,
fma
,
movbe
,
ept
,
lzcnt
,
popcnt
,
hle
,
rtm
,
tsx
,
invpcid
,
clflush
,
mwaitx
,
clzero
,
wbnoinvd
,
pconfig
,
waitpkg
,
uintr
,
cldemote
,
rdpru
,
mcommit
,
sev_es
,
lwp
,
fma4
,
xop
,
cx16
,
syscall
,
rdtscp
,
3dnow
,
3dnowa
,
sse4a
,
sse5
,
snp
,
invlpgb
,
tlbsync
,
svme
and
padlock
.
Note that these extension mnemonics can be prefixed with no
to revoke
the respective (and any dependent) functionality.
When the .arch
directive is used with -march, the
.arch
directive will take precedent.
-mtune=CPU
This option specifies a processor to optimize for. When used in conjunction with the -march option, only instructions of the processor specified by the -march option will be generated.
Valid CPU values are identical to the processor list of -march=CPU.
-msse2avx
This option specifies that the assembler should encode SSE instructions with VEX prefix.
-muse-unaligned-vector-move
This option specifies that the assembler should encode aligned vector move as unaligned vector move.
-msse-check=none
-msse-check=warning
-msse-check=error
These options control if the assembler should check SSE instructions. -msse-check=none will make the assembler not to check SSE instructions, which is the default. -msse-check=warning will make the assembler issue a warning for any SSE instruction. -msse-check=error will make the assembler issue an error for any SSE instruction.
-mavxscalar=128
-mavxscalar=256
These options control how the assembler should encode scalar AVX instructions. -mavxscalar=128 will encode scalar AVX instructions with 128bit vector length, which is the default. -mavxscalar=256 will encode scalar AVX instructions with 256bit vector length.
WARNING: Don’t use this for production code - due to CPU errata the resulting code may not work on certain models.
-mvexwig=0
-mvexwig=1
These options control how the assembler should encode VEX.W-ignored (WIG) VEX instructions. -mvexwig=0 will encode WIG VEX instructions with vex.w = 0, which is the default. -mvexwig=1 will encode WIG EVEX instructions with vex.w = 1.
WARNING: Don’t use this for production code - due to CPU errata the resulting code may not work on certain models.
-mevexlig=128
-mevexlig=256
-mevexlig=512
These options control how the assembler should encode length-ignored (LIG) EVEX instructions. -mevexlig=128 will encode LIG EVEX instructions with 128bit vector length, which is the default. -mevexlig=256 and -mevexlig=512 will encode LIG EVEX instructions with 256bit and 512bit vector length, respectively.
-mevexwig=0
-mevexwig=1
These options control how the assembler should encode w-ignored (WIG) EVEX instructions. -mevexwig=0 will encode WIG EVEX instructions with evex.w = 0, which is the default. -mevexwig=1 will encode WIG EVEX instructions with evex.w = 1.
-mmnemonic=att
-mmnemonic=intel
This option specifies instruction mnemonic for matching instructions.
The .att_mnemonic
and .intel_mnemonic
directives will
take precedent.
-msyntax=att
-msyntax=intel
This option specifies instruction syntax when processing instructions.
The .att_syntax
and .intel_syntax
directives will
take precedent.
-mnaked-reg
This option specifies that registers don’t require a ‘%’ prefix.
The .att_syntax
and .intel_syntax
directives will take precedent.
-madd-bnd-prefix
This option forces the assembler to add BND prefix to all branches, even if such prefix was not explicitly specified in the source code.
-mno-shared
On ELF target, the assembler normally optimizes out non-PLT relocations against defined non-weak global branch targets with default visibility. The ‘-mshared’ option tells the assembler to generate code which may go into a shared library where all non-weak global branch targets with default visibility can be preempted. The resulting code is slightly bigger. This option only affects the handling of branch instructions.
-mbig-obj
On PE/COFF target this option forces the use of big object file format, which allows more than 32768 sections.
-momit-lock-prefix=no
-momit-lock-prefix=yes
These options control how the assembler should encode lock prefix. This option is intended as a workaround for processors, that fail on lock prefix. This option can only be safely used with single-core, single-thread computers -momit-lock-prefix=yes will omit all lock prefixes. -momit-lock-prefix=no will encode lock prefix as usual, which is the default.
-mfence-as-lock-add=no
-mfence-as-lock-add=yes
These options control how the assembler should encode lfence, mfence and sfence. -mfence-as-lock-add=yes will encode lfence, mfence and sfence as ‘lock addl $0x0, (%rsp)’ in 64-bit mode and ‘lock addl $0x0, (%esp)’ in 32-bit mode. -mfence-as-lock-add=no will encode lfence, mfence and sfence as usual, which is the default.
-mrelax-relocations=no
-mrelax-relocations=yes
These options control whether the assembler should generate relax relocations, R_386_GOT32X, in 32-bit mode, or R_X86_64_GOTPCRELX and R_X86_64_REX_GOTPCRELX, in 64-bit mode. -mrelax-relocations=yes will generate relax relocations. -mrelax-relocations=no will not generate relax relocations. The default can be controlled by a configure option --enable-x86-relax-relocations.
-malign-branch-boundary=NUM
This option controls how the assembler should align branches with segment prefixes or NOP. NUM must be a power of 2. It should be 0 or no less than 16. Branches will be aligned within NUM byte boundary. -malign-branch-boundary=0, which is the default, doesn’t align branches.
-malign-branch=TYPE[+TYPE...]
This option specifies types of branches to align. TYPE is combination of ‘jcc’, which aligns conditional jumps, ‘fused’, which aligns fused conditional jumps, ‘jmp’, which aligns unconditional jumps, ‘call’ which aligns calls, ‘ret’, which aligns rets, ‘indirect’, which aligns indirect jumps and calls. The default is -malign-branch=jcc+fused+jmp.
-malign-branch-prefix-size=NUM
This option specifies the maximum number of prefixes on an instruction to align branches. NUM should be between 0 and 5. The default NUM is 5.
-mbranches-within-32B-boundaries
This option aligns conditional jumps, fused conditional jumps and unconditional jumps within 32 byte boundary with up to 5 segment prefixes on an instruction. It is equivalent to -malign-branch-boundary=32 -malign-branch=jcc+fused+jmp -malign-branch-prefix-size=5. The default doesn’t align branches.
-mlfence-after-load=no
-mlfence-after-load=yes
These options control whether the assembler should generate lfence after load instructions. -mlfence-after-load=yes will generate lfence. -mlfence-after-load=no will not generate lfence, which is the default.
-mlfence-before-indirect-branch=none
-mlfence-before-indirect-branch=all
-mlfence-before-indirect-branch=register
-mlfence-before-indirect-branch=memory
These options control whether the assembler should generate lfence before indirect near branch instructions. -mlfence-before-indirect-branch=all will generate lfence before indirect near branch via register and issue a warning before indirect near branch via memory. It also implicitly sets -mlfence-before-ret=shl when there’s no explicit -mlfence-before-ret=. -mlfence-before-indirect-branch=register will generate lfence before indirect near branch via register. -mlfence-before-indirect-branch=memory will issue a warning before indirect near branch via memory. -mlfence-before-indirect-branch=none will not generate lfence nor issue warning, which is the default. Note that lfence won’t be generated before indirect near branch via register with -mlfence-after-load=yes since lfence will be generated after loading branch target register.
-mlfence-before-ret=none
-mlfence-before-ret=shl
-mlfence-before-ret=or
-mlfence-before-ret=yes
-mlfence-before-ret=not
These options control whether the assembler should generate lfence before ret. -mlfence-before-ret=or will generate generate or instruction with lfence. -mlfence-before-ret=shl/yes will generate shl instruction with lfence. -mlfence-before-ret=not will generate not instruction with lfence. -mlfence-before-ret=none will not generate lfence, which is the default.
-mx86-used-note=no
-mx86-used-note=yes
These options control whether the assembler should generate GNU_PROPERTY_X86_ISA_1_USED and GNU_PROPERTY_X86_FEATURE_2_USED GNU property notes. The default can be controlled by the --enable-x86-used-note configure option.
-mevexrcig=rne
-mevexrcig=rd
-mevexrcig=ru
-mevexrcig=rz
These options control how the assembler should encode SAE-only EVEX instructions. -mevexrcig=rne will encode RC bits of EVEX instruction with 00, which is the default. -mevexrcig=rd, -mevexrcig=ru and -mevexrcig=rz will encode SAE-only EVEX instructions with 01, 10 and 11 RC bits, respectively.
-mamd64
-mintel64
This option specifies that the assembler should accept only AMD64 or Intel64 ISA in 64-bit mode. The default is to accept common, Intel64 only and AMD64 ISAs.
-O0 | -O | -O1 | -O2 | -Os
Optimize instruction encoding with smaller instruction size. ‘-O’ and ‘-O1’ encode 64-bit register load instructions with 64-bit immediate as 32-bit register load instructions with 31-bit or 32-bits immediates, encode 64-bit register clearing instructions with 32-bit register clearing instructions, encode 256-bit/512-bit VEX/EVEX vector register clearing instructions with 128-bit VEX vector register clearing instructions, encode 128-bit/256-bit EVEX vector register load/store instructions with VEX vector register load/store instructions, and encode 128-bit/256-bit EVEX packed integer logical instructions with 128-bit/256-bit VEX packed integer logical.
‘-O2’ includes ‘-O1’ optimization plus encodes 256-bit/512-bit EVEX vector register clearing instructions with 128-bit EVEX vector register clearing instructions. In 64-bit mode VEX encoded instructions with commutative source operands will also have their source operands swapped if this allows using the 2-byte VEX prefix form instead of the 3-byte one. Certain forms of AND as well as OR with the same (register) operand specified twice will also be changed to TEST.
‘-Os’ includes ‘-O2’ optimization plus encodes 16-bit, 32-bit and 64-bit register tests with immediate as 8-bit register test with immediate. ‘-O0’ turns off this optimization.
Next: i386 Syntactical Considerations, Previous: Options, Up: 80386 Dependent Features [Contents][Index]
.lcomm symbol , length[, alignment]
Reserve length (an absolute expression) bytes for a local common
denoted by symbol. The section and value of symbol are
those of the new local common. The addresses are allocated in the bss
section, so that at run-time the bytes start off zeroed. Since
symbol is not declared global, it is normally not visible to
ld
. The optional third parameter, alignment,
specifies the desired alignment of the symbol in the bss section.
This directive is only available for COFF based x86 targets.
.largecomm symbol , length[, alignment]
This directive behaves in the same way as the comm
directive
except that the data is placed into the .lbss section instead of
the .bss section .comm symbol , length
.
The directive is intended to be used for data which requires a large amount of space, and it is only available for ELF based x86_64 targets.
.value expression [, expression]
This directive behaves in the same way as the .short
directive,
taking a series of comma separated expressions and storing them as
two-byte wide values into the current section.
Next: i386-Mnemonics, Previous: x86 specific Directives, Up: 80386 Dependent Features [Contents][Index]
Next: Special Characters, Up: i386 Syntactical Considerations [Contents][Index]
as
now supports assembly using Intel assembler syntax.
.intel_syntax
selects Intel mode, and .att_syntax
switches
back to the usual AT&T mode for compatibility with the output of
gcc
. Either of these directives may have an optional
argument, prefix
, or noprefix
specifying whether registers
require a ‘%’ prefix. AT&T System V/386 assembler syntax is quite
different from Intel syntax. We mention these differences because
almost all 80386 documents use Intel syntax. Notable differences
between the two syntaxes are:
In 64-bit code, ‘movabs’ can be used to encode the ‘mov’ instruction with the 64-bit displacement or immediate operand.
Previous: AT&T Syntax versus Intel Syntax, Up: i386 Syntactical Considerations [Contents][Index]
The presence of a ‘#’ appearing anywhere on a line indicates the start of a comment that extends to the end of that line.
If a ‘#’ appears as the first character of a line then the whole line is treated as a comment, but in this case the line can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
If the --divide command-line option has not been specified then the ‘/’ character appearing anywhere on a line also introduces a line comment.
The ‘;’ character can be used to separate statements on the same line.
Next: Register Naming, Previous: i386 Syntactical Considerations, Up: 80386 Dependent Features [Contents][Index]
Instruction mnemonics are suffixed with one character modifiers which
specify the size of operands. The letters ‘b’, ‘w’, ‘l’
and ‘q’ specify byte, word, long and quadruple word operands. If
no suffix is specified by an instruction then as
tries to
fill in the missing suffix based on the destination register operand
(the last one by convention). Thus, ‘mov %ax, %bx’ is equivalent
to ‘movw %ax, %bx’; also, ‘mov $1, %bx’ is equivalent to
‘movw $1, bx’. Note that this is incompatible with the AT&T Unix
assembler which assumes that a missing mnemonic suffix implies long
operand size. (This incompatibility does not affect compiler output
since compilers always explicitly specify the mnemonic suffix.)
When there is no sizing suffix and no (suitable) register operands to deduce the size of memory operands, with a few exceptions and where long operand size is possible in the first place, operand size will default to long in 32- and 64-bit modes. Similarly it will default to short in 16-bit mode. Noteworthy exceptions are
Different encoding options can be specified via pseudo prefixes:
Mnemonics of Intel VNNI/IFMA instructions are encoded with the EVEX prefix by default. The pseudo ‘{vex}’ prefix can be used to encode mnemonics of Intel VNNI/IFMA instructions with the VEX prefix.
The Intel-syntax conversion instructions
are called ‘cbtw’, ‘cwtl’, ‘cwtd’, ‘cltd’, ‘cltq’, and
‘cqto’ in AT&T naming. as
accepts either naming for these
instructions.
The Intel-syntax extension instructions
are called ‘movsbw/movsxb/movsx’, ‘movsbl/movsxb/movsx’, ‘movsbq/movsxb/movsx’, ‘movswl/movsxw’, ‘movswq/movsxw’, ‘movslq/movsxl’, ‘movzbw/movzxb/movzx’, ‘movzbl/movzxb/movzx’, ‘movzbq/movzxb/movzx’, ‘movzwl/movzxw’ and ‘movzwq/movzxw’ in AT&T syntax.
Far call/jump instructions are ‘lcall’ and ‘ljmp’ in AT&T syntax, but are ‘call far’ and ‘jump far’ in Intel convention.
as
supports assembly using Intel mnemonic.
.intel_mnemonic
selects Intel mnemonic with Intel syntax, and
.att_mnemonic
switches back to the usual AT&T mnemonic with AT&T
syntax for compatibility with the output of gcc
.
Several x87 instructions, ‘fadd’, ‘fdiv’, ‘fdivp’,
‘fdivr’, ‘fdivrp’, ‘fmul’, ‘fsub’, ‘fsubp’,
‘fsubr’ and ‘fsubrp’, are implemented in AT&T System V/386
assembler with different mnemonics from those in Intel IA32 specification.
gcc
generates those instructions with AT&T mnemonic.
Next: Instruction Prefixes, Previous: i386-Mnemonics, Up: 80386 Dependent Features [Contents][Index]
Register operands are always prefixed with ‘%’. The 80386 registers consist of
The AMD x86-64 architecture extends the register set by:
With the AVX extensions more registers were made available:
The AVX512 extensions added the following registers:
Next: Memory References, Previous: Register Naming, Up: 80386 Dependent Features [Contents][Index]
Instruction prefixes are used to modify the following instruction. They are used to repeat string instructions, to provide section overrides, to perform bus lock operations, and to change operand and address sizes. (Most instructions that normally operate on 32-bit operands will use 16-bit operands if the instruction has an “operand size” prefix.) Instruction prefixes are best written on the same line as the instruction they act upon. For example, the ‘scas’ (scan string) instruction is repeated with:
repne scas %es:(%edi),%al
You may also place prefixes on the lines immediately preceding the
instruction, but this circumvents checks that as
does
with prefixes, and will not work with all prefixes.
Here is a list of instruction prefixes:
.code16
section) into 32-bit operands/addresses. These prefixes
must appear on the same line of code as the instruction they
modify. For example, in a 16-bit .code16
section, you might
write:
addr32 jmpl *(%ebx)
64
) used to change operand size
from 32-bit to 64-bit and X, Y and Z extensions bits used to extend the
register set.
You may write the ‘rex’ prefixes directly. The ‘rex64xyz’
instruction emits ‘rex’ prefix with all the bits set. By omitting
the 64
, x
, y
or z
you may write other
prefixes as well. Normally, there is no need to write the prefixes
explicitly, since gas will automatically generate them based on the
instruction operands.
Next: Handling of Jump Instructions, Previous: Instruction Prefixes, Up: 80386 Dependent Features [Contents][Index]
An Intel syntax indirect memory reference of the form
section:[base + index*scale + disp]
is translated into the AT&T syntax
section:disp(base, index, scale)
where base and index are the optional 32-bit base and
index registers, disp is the optional displacement, and
scale, taking the values 1, 2, 4, and 8, multiplies index
to calculate the address of the operand. If no scale is
specified, scale is taken to be 1. section specifies the
optional section register for the memory operand, and may override the
default section register (see a 80386 manual for section register
defaults). Note that section overrides in AT&T syntax must
be preceded by a ‘%’. If you specify a section override which
coincides with the default section register, as
does not
output any section register override prefixes to assemble the given
instruction. Thus, section overrides can be specified to emphasize which
section register is used for a given memory operand.
Here are some examples of Intel and AT&T style memory references:
base is ‘%ebp’; disp is ‘-4’. section is missing, and the default section is used (‘%ss’ for addressing with ‘%ebp’ as the base register). index, scale are both missing.
index is ‘%eax’ (scaled by a scale 4); disp is ‘foo’. All other fields are missing. The section register here defaults to ‘%ds’.
This uses the value pointed to by ‘foo’ as a memory operand. Note that base and index are both missing, but there is only one ‘,’. This is a syntactic exception.
This selects the contents of the variable ‘foo’ with section register section being ‘%gs’.
Absolute (as opposed to PC relative) call and jump operands must be
prefixed with ‘*’. If no ‘*’ is specified, as
always chooses PC relative addressing for jump/call labels.
Any instruction that has a memory operand, but no register operand, must specify its size (byte, word, long, or quadruple) with an instruction mnemonic suffix (‘b’, ‘w’, ‘l’ or ‘q’, respectively).
The x86-64 architecture adds an RIP (instruction pointer relative) addressing. This addressing mode is specified by using ‘rip’ as a base register. Only constant offsets are valid. For example:
Points to the address 1234 bytes past the end of the current instruction.
Points to the symbol
in RIP relative way, this is shorter than
the default absolute addressing.
Other addressing modes remain unchanged in x86-64 architecture, except registers used are 64-bit instead of 32-bit.
Next: Floating Point, Previous: Memory References, Up: 80386 Dependent Features [Contents][Index]
Jump instructions are always optimized to use the smallest possible displacements. This is accomplished by using byte (8-bit) displacement jumps whenever the target is sufficiently close. If a byte displacement is insufficient a long displacement is used. We do not support word (16-bit) displacement jumps in 32-bit mode (i.e. prefixing the jump instruction with the ‘data16’ instruction prefix), since the 80386 insists upon masking ‘%eip’ to 16 bits after the word displacement is added. (See also see Specifying CPU Architecture)
Note that the ‘jcxz’, ‘jecxz’, ‘loop’, ‘loopz’,
‘loope’, ‘loopnz’ and ‘loopne’ instructions only come in byte
displacements, so that if you use these instructions (gcc
does
not use them) you may get an error message (and incorrect code). The AT&T
80386 assembler tries to get around this problem by expanding ‘jcxz foo’
to
jcxz cx_zero jmp cx_nonzero cx_zero: jmp foo cx_nonzero:
Next: Intel’s MMX and AMD’s 3DNow! SIMD Operations, Previous: Handling of Jump Instructions, Up: 80386 Dependent Features [Contents][Index]
All 80387 floating point types except packed BCD are supported. (BCD support may be added without much difficulty). These data types are 16-, 32-, and 64- bit integers, and single (32-bit), double (64-bit), and extended (80-bit) precision floating point. Each supported type has an instruction mnemonic suffix and a constructor associated with it. Instruction mnemonic suffixes specify the operand’s data type. Constructors build these data types into memory.
Register to register operations should not use instruction mnemonic suffixes. ‘fstl %st, %st(1)’ will give a warning, and be assembled as if you wrote ‘fst %st, %st(1)’, since all register to register operations use 80-bit floating point operands. (Contrast this with ‘fstl %st, mem’, which converts ‘%st’ from 80-bit to 64-bit floating point format, then stores the result in the 4 byte location ‘mem’)
Next: AMD’s Lightweight Profiling Instructions, Previous: Floating Point, Up: 80386 Dependent Features [Contents][Index]
as
supports Intel’s MMX instruction set (SIMD
instructions for integer data), available on Intel’s Pentium MMX
processors and Pentium II processors, AMD’s K6 and K6-2 processors,
Cyrix’ M2 processor, and probably others. It also supports AMD’s 3DNow!
instruction set (SIMD instructions for 32-bit floating point data)
available on AMD’s K6-2 processor and possibly others in the future.
Currently, as
does not support Intel’s floating point
SIMD, Katmai (KNI).
The eight 64-bit MMX operands, also used by 3DNow!, are called ‘%mm0’, ‘%mm1’, ... ‘%mm7’. They contain eight 8-bit integers, four 16-bit integers, two 32-bit integers, one 64-bit integer, or two 32-bit floating point values. The MMX registers cannot be used at the same time as the floating point stack.
See Intel and AMD documentation, keeping in mind that the operand order in instructions is reversed from the Intel syntax.
Next: Bit Manipulation Instructions, Previous: Intel’s MMX and AMD’s 3DNow! SIMD Operations, Up: 80386 Dependent Features [Contents][Index]
as
supports AMD’s Lightweight Profiling (LWP)
instruction set, available on AMD’s Family 15h (Orochi) processors.
LWP enables applications to collect and manage performance data, and react to performance events. The collection of performance data requires no context switches. LWP runs in the context of a thread and so several counters can be used independently across multiple threads. LWP can be used in both 64-bit and legacy 32-bit modes.
For detailed information on the LWP instruction set, see the AMD Lightweight Profiling Specification available at Lightweight Profiling Specification.
Next: AMD’s Trailing Bit Manipulation Instructions, Previous: AMD’s Lightweight Profiling Instructions, Up: 80386 Dependent Features [Contents][Index]
as
supports the Bit Manipulation (BMI) instruction set.
BMI instructions provide several instructions implementing individual bit manipulation operations such as isolation, masking, setting, or resetting.
Next: Writing 16-bit Code, Previous: Bit Manipulation Instructions, Up: 80386 Dependent Features [Contents][Index]
as
supports AMD’s Trailing Bit Manipulation (TBM)
instruction set, available on AMD’s BDVER2 processors (Trinity and
Viperfish).
TBM instructions provide instructions implementing individual bit manipulation operations such as isolating, masking, setting, resetting, complementing, and operations on trailing zeros and ones.
Next: Specifying CPU Architecture, Previous: AMD’s Trailing Bit Manipulation Instructions, Up: 80386 Dependent Features [Contents][Index]
While as
normally writes only “pure” 32-bit i386 code
or 64-bit x86-64 code depending on the default configuration,
it also supports writing code to run in real mode or in 16-bit protected
mode code segments. To do this, put a ‘.code16’ or
‘.code16gcc’ directive before the assembly language instructions to
be run in 16-bit mode. You can switch as
to writing
32-bit code with the ‘.code32’ directive or 64-bit code with the
‘.code64’ directive.
‘.code16gcc’ provides experimental support for generating 16-bit code from gcc, and differs from ‘.code16’ in that ‘call’, ‘ret’, ‘enter’, ‘leave’, ‘push’, ‘pop’, ‘pusha’, ‘popa’, ‘pushf’, and ‘popf’ instructions default to 32-bit size. This is so that the stack pointer is manipulated in the same way over function calls, allowing access to function parameters at the same stack offsets as in 32-bit mode. ‘.code16gcc’ also automatically adds address size prefixes where necessary to use the 32-bit addressing modes that gcc generates.
The code which as
generates in 16-bit mode will not
necessarily run on a 16-bit pre-80386 processor. To write code that
runs on such a processor, you must refrain from using any 32-bit
constructs which require as
to output address or operand
size prefixes.
Note that writing 16-bit code instructions by explicitly specifying a prefix or an instruction mnemonic suffix within a 32-bit code section generates different machine instructions than those generated for a 16-bit code segment. In a 32-bit code section, the following code generates the machine opcode bytes ‘66 6a 04’, which pushes the value ‘4’ onto the stack, decrementing ‘%esp’ by 2.
pushw $4
The same code in a 16-bit code section would generate the machine opcode bytes ‘6a 04’ (i.e., without the operand size prefix), which is correct since the processor default operand size is assumed to be 16 bits in a 16-bit code section.
Next: AMD64 ISA vs. Intel64 ISA, Previous: Writing 16-bit Code, Up: 80386 Dependent Features [Contents][Index]
as
may be told to assemble for a particular CPU
(sub-)architecture with the .arch cpu_type
directive. This
directive enables a warning when gas detects an instruction that is not
supported on the CPU specified. The choices for cpu_type are:
‘default’ | ‘push’ | ‘pop’ | |
‘i8086’ | ‘i186’ | ‘i286’ | ‘i386’ |
‘i486’ | ‘i586’ | ‘i686’ | ‘pentium’ |
‘pentiumpro’ | ‘pentiumii’ | ‘pentiumiii’ | ‘pentium4’ |
‘prescott’ | ‘nocona’ | ‘core’ | ‘core2’ |
‘corei7’ | ‘iamcu’ | ||
‘k6’ | ‘k6_2’ | ‘athlon’ | ‘k8’ |
‘amdfam10’ | ‘bdver1’ | ‘bdver2’ | ‘bdver3’ |
‘bdver4’ | ‘znver1’ | ‘znver2’ | ‘znver3’ |
‘znver4’ | ‘btver1’ | ‘btver2’ | ‘generic32’ |
‘generic64’ | ‘.cmov’ | ‘.fxsr’ | ‘.mmx’ |
‘.sse’ | ‘.sse2’ | ‘.sse3’ | ‘.sse4a’ |
‘.ssse3’ | ‘.sse4.1’ | ‘.sse4.2’ | ‘.sse4’ |
‘.avx’ | ‘.vmx’ | ‘.smx’ | ‘.ept’ |
‘.clflush’ | ‘.movbe’ | ‘.xsave’ | ‘.xsaveopt’ |
‘.aes’ | ‘.pclmul’ | ‘.fma’ | ‘.fsgsbase’ |
‘.rdrnd’ | ‘.f16c’ | ‘.avx2’ | ‘.bmi2’ |
‘.lzcnt’ | ‘.popcnt’ | ‘.invpcid’ | ‘.vmfunc’ |
‘.monitor’ | ‘.hle’ | ‘.rtm’ | ‘.tsx’ |
‘.lahf_sahf’ | ‘.adx’ | ‘.rdseed’ | ‘.prfchw’ |
‘.smap’ | ‘.mpx’ | ‘.sha’ | ‘.prefetchwt1’ |
‘.clflushopt’ | ‘.xsavec’ | ‘.xsaves’ | ‘.se1’ |
‘.avx512f’ | ‘.avx512cd’ | ‘.avx512er’ | ‘.avx512pf’ |
‘.avx512vl’ | ‘.avx512bw’ | ‘.avx512dq’ | ‘.avx512ifma’ |
‘.avx512vbmi’ | ‘.avx512_4fmaps’ | ‘.avx512_4vnniw’ | |
‘.avx512_vpopcntdq’ | ‘.avx512_vbmi2’ | ‘.avx512_vnni’ | |
‘.avx512_bitalg’ | ‘.avx512_bf16’ | ‘.avx512_vp2intersect’ | |
‘.tdx’ | ‘.avx_vnni’ | ‘.avx512_fp16’ | |
‘.clwb’ | ‘.rdpid’ | ‘.ptwrite’ | ‘.ibt’ |
‘.prefetchi’ | ‘.avx_ifma’ | ‘.avx_vnni_int8’ | |
‘.cmpccxadd’ | ‘.wrmsrns’ | ‘.msrlist’ | |
‘.avx_ne_convert’ | ‘.rao_int’ | ||
‘.wbnoinvd’ | ‘.pconfig’ | ‘.waitpkg’ | ‘.cldemote’ |
‘.shstk’ | ‘.gfni’ | ‘.vaes’ | ‘.vpclmulqdq’ |
‘.movdiri’ | ‘.movdir64b’ | ‘.enqcmd’ | ‘.tsxldtrk’ |
‘.amx_int8’ | ‘.amx_bf16’ | ‘.amx_fp16’ | ‘.amx_tile’ |
‘.kl’ | ‘.widekl’ | ‘.uintr’ | ‘.hreset’ |
‘.3dnow’ | ‘.3dnowa’ | ‘.sse4a’ | ‘.sse5’ |
‘.syscall’ | ‘.rdtscp’ | ‘.svme’ | |
‘.lwp’ | ‘.fma4’ | ‘.xop’ | ‘.cx16’ |
‘.padlock’ | ‘.clzero’ | ‘.mwaitx’ | ‘.rdpru’ |
‘.mcommit’ | ‘.sev_es’ | ‘.snp’ | ‘.invlpgb’ |
‘.tlbsync’ |
Apart from the warning, there are only two other effects on
as
operation; Firstly, if you specify a CPU other than
‘i486’, then shift by one instructions such as ‘sarl $1, %eax’
will automatically use a two byte opcode sequence. The larger three
byte opcode sequence is used on the 486 (and when no architecture is
specified) because it executes faster on the 486. Note that you can
explicitly request the two byte opcode by writing ‘sarl %eax’.
Secondly, if you specify ‘i8086’, ‘i186’, or ‘i286’,
and ‘.code16’ or ‘.code16gcc’ then byte offset
conditional jumps will be promoted when necessary to a two instruction
sequence consisting of a conditional jump of the opposite sense around
an unconditional jump to the target.
Note that the sub-architecture specifiers (starting with a dot) can be prefixed
with no
to revoke the respective (and any dependent) functionality.
Following the CPU architecture (but not a sub-architecture, which are those
starting with a dot), you may specify ‘jumps’ or ‘nojumps’ to
control automatic promotion of conditional jumps. ‘jumps’ is the
default, and enables jump promotion; All external jumps will be of the long
variety, and file-local jumps will be promoted as necessary.
(see Handling of Jump Instructions) ‘nojumps’ leaves external conditional jumps as
byte offset jumps, and warns about file-local conditional jumps that
as
promotes.
Unconditional jumps are treated as for ‘jumps’.
For example
.arch i8086,nojumps
Next: AT&T Syntax bugs, Previous: Specifying CPU Architecture, Up: 80386 Dependent Features [Contents][Index]
There are some discrepancies between AMD64 and Intel64 ISAs.
Next: Notes, Previous: AMD64 ISA vs. Intel64 ISA, Up: 80386 Dependent Features [Contents][Index]
The UnixWare assembler, and probably other AT&T derived ix86 Unix assemblers, generate floating point instructions with reversed source and destination registers in certain cases. Unfortunately, gcc and possibly many other programs use this reversed syntax, so we’re stuck with it.
For example
fsub %st,%st(3)
results in ‘%st(3)’ being updated to ‘%st - %st(3)’ rather than the expected ‘%st(3) - %st’. This happens with all the non-commutative arithmetic floating point operations with two register operands where the source register is ‘%st’ and the destination register is ‘%st(i)’.
Previous: AT&T Syntax bugs, Up: 80386 Dependent Features [Contents][Index]
There is some trickery concerning the ‘mul’ and ‘imul’
instructions that deserves mention. The 16-, 32-, 64- and 128-bit expanding
multiplies (base opcode ‘0xf6’; extension 4 for ‘mul’ and 5
for ‘imul’) can be output only in the one operand form. Thus,
‘imul %ebx, %eax’ does not select the expanding multiply;
the expanding multiply would clobber the ‘%edx’ register, and this
would confuse gcc
output. Use ‘imul %ebx’ to get the
64-bit product in ‘%edx:%eax’.
We have added a two operand form of ‘imul’ when the first operand is an immediate mode expression and the second operand is a register. This is just a shorthand, so that, multiplying ‘%eax’ by 69, for example, can be done with ‘imul $69, %eax’ rather than ‘imul $69, %eax, %eax’.
Next: IP2K Dependent Features, Previous: 80386 Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: IA-64 Dependent Features [Contents][Index]
This option instructs the assembler to mark the resulting object file as using the “constant GP” model. With this model, it is assumed that the entire program uses a single global pointer (GP) value. Note that this option does not in any fashion affect the machine code emitted by the assembler. All it does is turn on the EF_IA_64_CONS_GP flag in the ELF file header.
This option instructs the assembler to mark the resulting object file as using the “constant GP without function descriptor” data model. This model is like the “constant GP” model, except that it additionally does away with function descriptors. What this means is that the address of a function refers directly to the function’s code entry-point. Normally, such an address would refer to a function descriptor, which contains both the code entry-point and the GP-value needed by the function. Note that this option does not in any fashion affect the machine code emitted by the assembler. All it does is turn on the EF_IA_64_NOFUNCDESC_CONS_GP flag in the ELF file header.
These options select the data model. The assembler defaults to -mlp64
(LP64 data model).
These options select the byte order. The -mle
option selects little-endian
byte order (default) and -mbe
selects big-endian byte order. Note that
IA-64 machine code always uses little-endian byte order.
Tune for a particular IA-64 CPU, itanium1 or itanium2. The default is itanium2.
These options control what the assembler will do when performing
consistency checks on unwind directives. -munwind-check=warning
will make the assembler issue a warning when an unwind directive check
fails. This is the default. -munwind-check=error
will make the
assembler issue an error when an unwind directive check fails.
These options control what the assembler will do when the ‘hint.b’
instruction is used. -mhint.b=ok
will make the assembler accept
‘hint.b’. -mint.b=warning
will make the assembler issue a
warning when ‘hint.b’ is used. -mhint.b=error
will make
the assembler treat ‘hint.b’ as an error, which is the default.
These options turn on dependency violation checking.
This option instructs the assembler to automatically insert stop bits where necessary to remove dependency violations. This is the default mode.
This option turns off dependency violation checking.
This turns on debug output intended to help tracking down bugs in the dependency violation checker.
This is a shortcut for -xnone -xdebug.
This is a shortcut for -xexplicit -xdebug.
Next: Opcodes, Previous: Options, Up: IA-64 Dependent Features [Contents][Index]
The assembler syntax closely follows the IA-64 Assembly Language Reference Guide.
Next: Register Names, Up: Syntax [Contents][Index]
‘//’ is the line comment token.
‘;’ can be used instead of a newline to separate statements.
Next: IA-64 Processor-Status-Register (PSR) Bit Names, Previous: Special Characters, Up: Syntax [Contents][Index]
The 128 integer registers are referred to as ‘rn’. The 128 floating-point registers are referred to as ‘fn’. The 128 application registers are referred to as ‘arn’. The 128 control registers are referred to as ‘crn’. The 64 one-bit predicate registers are referred to as ‘pn’. The 8 branch registers are referred to as ‘bn’. In addition, the assembler defines a number of aliases: ‘gp’ (‘r1’), ‘sp’ (‘r12’), ‘rp’ (‘b0’), ‘ret0’ (‘r8’), ‘ret1’ (‘r9’), ‘ret2’ (‘r10’), ‘ret3’ (‘r9’), ‘fargn’ (‘f8+n’), and ‘fretn’ (‘f8+n’).
For convenience, the assembler also defines aliases for all named application and control registers. For example, ‘ar.bsp’ refers to the register backing store pointer (‘ar17’). Similarly, ‘cr.eoi’ refers to the end-of-interrupt register (‘cr67’).
Next: Relocations, Previous: Register Names, Up: Syntax [Contents][Index]
The assembler defines bit masks for each of the bits in the IA-64 processor status register. For example, ‘psr.ic’ corresponds to a value of 0x2000. These masks are primarily intended for use with the ‘ssm’/‘sum’ and ‘rsm’/‘rum’ instructions, but they can be used anywhere else where an integer constant is expected.
Previous: IA-64 Processor-Status-Register (PSR) Bit Names, Up: Syntax [Contents][Index]
In addition to the standard IA-64 relocations, the following relocations are
implemented by as
:
@slotcount(V)
Convert the address offset V into a slot count. This pseudo function is available only on VMS. The expression V must be known at assembly time: it can’t reference undefined symbols or symbols in different sections.
Previous: Syntax, Up: IA-64 Dependent Features [Contents][Index]
For detailed information on the IA-64 machine instruction set, see the IA-64 Architecture Handbook.
Next: LM32 Dependent Features, Previous: IA-64 Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: IP2K Syntax, Up: IP2K Dependent Features [Contents][Index]
The Ubicom IP2K version of as
has a few machine
dependent options:
-mip2022ext
¶as
can assemble the extended IP2022 instructions, but
it will only do so if this is specifically allowed via this command
line option.
-mip2022
¶This option restores the assembler’s default behaviour of not permitting the extended IP2022 instructions to be assembled.
Previous: IP2K Options, Up: IP2K Dependent Features [Contents][Index]
Up: IP2K Syntax [Contents][Index]
The presence of a ‘;’ on a line indicates the start of a comment that extends to the end of the current line.
If a ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The IP2K assembler does not currently support a line separator character.
Next: M32C Dependent Features, Previous: IP2K Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: LM32 Dependent Features [Contents][Index]
-mmultiply-enabled
Enable multiply instructions.
-mdivide-enabled
Enable divide instructions.
-mbarrel-shift-enabled
Enable barrel-shift instructions.
-msign-extend-enabled
Enable sign extend instructions.
-muser-enabled
Enable user defined instructions.
-micache-enabled
Enable instruction cache related CSRs.
-mdcache-enabled
Enable data cache related CSRs.
-mbreak-enabled
Enable break instructions.
-mall-enabled
Enable all instructions and CSRs.
Next: Opcodes, Previous: Options, Up: LM32 Dependent Features [Contents][Index]
Next: Relocatable Expression Modifiers, Up: Syntax [Contents][Index]
LM32 has 32 x 32-bit general purpose registers ‘r0’, ‘r1’, ... ‘r31’.
The following aliases are defined: ‘gp’ - ‘r26’, ‘fp’ - ‘r27’, ‘sp’ - ‘r28’, ‘ra’ - ‘r29’, ‘ea’ - ‘r30’, ‘ba’ - ‘r31’.
LM32 has the following Control and Status Registers (CSRs).
IE
Interrupt enable.
IM
Interrupt mask.
IP
Interrupt pending.
ICC
Instruction cache control.
DCC
Data cache control.
CC
Cycle counter.
CFG
Configuration.
EBA
Exception base address.
DC
Debug control.
DEBA
Debug exception base address.
JTX
JTAG transmit.
JRX
JTAG receive.
BP0
Breakpoint 0.
BP1
Breakpoint 1.
BP2
Breakpoint 2.
BP3
Breakpoint 3.
WP0
Watchpoint 0.
WP1
Watchpoint 1.
WP2
Watchpoint 2.
WP3
Watchpoint 3.
Next: Special Characters, Previous: Register Names, Up: Syntax [Contents][Index]
The assembler supports several modifiers when using relocatable addresses in LM32 instruction operands. The general syntax is the following:
modifier(relocatable-expression)
lo
This modifier allows you to use bits 0 through 15 of an address expression as 16 bit relocatable expression.
hi
This modifier allows you to use bits 16 through 23 of an address expression as 16 bit relocatable expression.
For example
ori r4, r4, lo(sym+10) orhi r4, r4, hi(sym+10)
gp
This modified creates a 16-bit relocatable expression that is the offset of the symbol from the global pointer.
mva r4, gp(sym)
got
This modifier places a symbol in the GOT and creates a 16-bit relocatable expression that is the offset into the GOT of this symbol.
lw r4, (gp+got(sym))
gotofflo16
This modifier allows you to use the bits 0 through 15 of an address which is an offset from the GOT.
gotoffhi16
This modifier allows you to use the bits 16 through 31 of an address which is an offset from the GOT.
orhi r4, r4, gotoffhi16(lsym) addi r4, r4, gotofflo16(lsym)
Previous: Relocatable Expression Modifiers, Up: Syntax [Contents][Index]
The presence of a ‘#’ on a line indicates the start of a comment that extends to the end of the current line. Note that if a line starts with a ‘#’ character then it can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
A semicolon (‘;’) can be used to separate multiple statements on the same line.
Previous: Syntax, Up: LM32 Dependent Features [Contents][Index]
For detailed information on the LM32 machine instruction set, see http://www.latticesemi.com/products/intellectualproperty/ipcores/mico32/.
as
implements all the standard LM32 opcodes.
Next: M32R Dependent Features, Previous: LM32 Dependent Features, Up: Machine Dependent Features [Contents][Index]
as
can assemble code for several different members of
the Renesas M32C family. Normally the default is to assemble code for
the M16C microprocessor. The -m32c
option may be used to
change the default to the M32C microprocessor.
Next: M32C Syntax, Up: M32C Dependent Features [Contents][Index]
The Renesas M32C version of as
has these
machine-dependent options:
-m32c
¶Assemble M32C instructions.
-m16c
¶Assemble M16C instructions (default).
-relax
Enable support for link-time relaxations.
-h-tick-hex
Support H’00 style hex constants in addition to 0x00 style.
Previous: M32C Options, Up: M32C Dependent Features [Contents][Index]
Next: Special Characters, Up: M32C Syntax [Contents][Index]
The assembler supports several modifiers when using symbol addresses in M32C instruction operands. The general syntax is the following:
%modifier(symbol)
%dsp8
%dsp16
These modifiers override the assembler’s assumptions about how big a symbol’s address is. Normally, when it sees an operand like ‘sym[a0]’ it assumes ‘sym’ may require the widest displacement field (16 bits for ‘-m16c’, 24 bits for ‘-m32c’). These modifiers tell it to assume the address will fit in an 8 or 16 bit (respectively) unsigned displacement. Note that, of course, if it doesn’t actually fit you will get linker errors. Example:
mov.w %dsp8(sym)[a0],r1 mov.b #0,%dsp8(sym)[a0]
%hi8
This modifier allows you to load bits 16 through 23 of a 24 bit address into an 8 bit register. This is useful with, for example, the M16C ‘smovf’ instruction, which expects a 20 bit address in ‘r1h’ and ‘a0’. Example:
mov.b #%hi8(sym),r1h mov.w #%lo16(sym),a0 smovf.b
%lo16
Likewise, this modifier allows you to load bits 0 through 15 of a 24 bit address into a 16 bit register.
%hi16
This modifier allows you to load bits 16 through 31 of a 32 bit address into a 16 bit register. While the M32C family only has 24 bits of address space, it does support addresses in pairs of 16 bit registers (like ‘a1a0’ for the ‘lde’ instruction). This modifier is for loading the upper half in such cases. Example:
mov.w #%hi16(sym),a1 mov.w #%lo16(sym),a0 … lde.w [a1a0],r1
Previous: Symbolic Operand Modifiers, Up: M32C Syntax [Contents][Index]
The presence of a ‘;’ character on a line indicates the start of a comment that extends to the end of that line.
If a ‘#’ appears as the first character of a line, the whole line is treated as a comment, but in this case the line can also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The ‘|’ character can be used to separate statements on the same line.
Next: M680x0 Dependent Features, Previous: M32C Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: M32R Directives, Up: M32R Dependent Features [Contents][Index]
The Renesas M32R version of as
has a few machine
dependent options:
-m32rx
¶as
can assemble code for several different members of the
Renesas M32R family. Normally the default is to assemble code for
the M32R microprocessor. This option may be used to change the default
to the M32RX microprocessor, which adds some more instructions to the
basic M32R instruction set, and some additional parameters to some of
the original instructions.
-m32r2
¶This option changes the target processor to the M32R2 microprocessor.
-m32r
¶This option can be used to restore the assembler’s default behaviour of assembling for the M32R microprocessor. This can be useful if the default has been changed by a previous command-line option.
-little
¶This option tells the assembler to produce little-endian code and data. The default is dependent upon how the toolchain was configured.
-EL
¶This is a synonym for -little.
-big
¶This option tells the assembler to produce big-endian code and data.
-EB
¶This is a synonym for -big.
-KPIC
¶This option specifies that the output of the assembler should be marked as position-independent code (PIC).
-parallel
¶This option tells the assembler to attempts to combine two sequential instructions into a single, parallel instruction, where it is legal to do so.
-no-parallel
¶This option disables a previously enabled -parallel option.
-no-bitinst
¶This option disables the support for the extended bit-field instructions provided by the M32R2. If this support needs to be re-enabled the -bitinst switch can be used to restore it.
-O
¶This option tells the assembler to attempt to optimize the instructions that it produces. This includes filling delay slots and converting sequential instructions into parallel ones. This option implies -parallel.
-warn-explicit-parallel-conflicts
¶Instructs as
to produce warning messages when
questionable parallel instructions are encountered. This option is
enabled by default, but gcc
disables it when it invokes
as
directly. Questionable instructions are those whose
behaviour would be different if they were executed sequentially. For
example the code fragment ‘mv r1, r2 || mv r3, r1’ produces a
different result from ‘mv r1, r2 \n mv r3, r1’ since the former
moves r1 into r3 and then r2 into r1, whereas the later moves r2 into r1
and r3.
-Wp
¶This is a shorter synonym for the -warn-explicit-parallel-conflicts option.
-no-warn-explicit-parallel-conflicts
¶Instructs as
not to produce warning messages when
questionable parallel instructions are encountered.
-Wnp
¶This is a shorter synonym for the -no-warn-explicit-parallel-conflicts option.
-ignore-parallel-conflicts
¶This option tells the assembler’s to stop checking parallel instructions for constraint violations. This ability is provided for hardware vendors testing chip designs and should not be used under normal circumstances.
-no-ignore-parallel-conflicts
¶This option restores the assembler’s default behaviour of checking parallel instructions to detect constraint violations.
-Ip
¶This is a shorter synonym for the -ignore-parallel-conflicts option.
-nIp
¶This is a shorter synonym for the -no-ignore-parallel-conflicts option.
-warn-unmatched-high
¶This option tells the assembler to produce a warning message if a
.high
pseudo op is encountered without a matching .low
pseudo op. The presence of such an unmatched pseudo op usually
indicates a programming error.
-no-warn-unmatched-high
¶Disables a previously enabled -warn-unmatched-high option.
-Wuh
¶This is a shorter synonym for the -warn-unmatched-high option.
-Wnuh
¶This is a shorter synonym for the -no-warn-unmatched-high option.
Next: M32R Warnings, Previous: M32R Options, Up: M32R Dependent Features [Contents][Index]
The Renesas M32R version of as
has a few architecture
specific directives:
low expression
The low
directive computes the value of its expression and
places the lower 16-bits of the result into the immediate-field of the
instruction. For example:
or3 r0, r0, #low(0x12345678) ; compute r0 = r0 | 0x5678 add3, r0, r0, #low(fred) ; compute r0 = r0 + low 16-bits of address of fred
high expression
¶The high
directive computes the value of its expression and
places the upper 16-bits of the result into the immediate-field of the
instruction. For example:
seth r0, #high(0x12345678) ; compute r0 = 0x12340000 seth, r0, #high(fred) ; compute r0 = upper 16-bits of address of fred
shigh expression
¶The shigh
directive is very similar to the high
directive. It also computes the value of its expression and places
the upper 16-bits of the result into the immediate-field of the
instruction. The difference is that shigh
also checks to see
if the lower 16-bits could be interpreted as a signed number, and if
so it assumes that a borrow will occur from the upper-16 bits. To
compensate for this the shigh
directive pre-biases the upper
16 bit value by adding one to it. For example:
For example:
seth r0, #shigh(0x12345678) ; compute r0 = 0x12340000 seth r0, #shigh(0x00008000) ; compute r0 = 0x00010000
In the second example the lower 16-bits are 0x8000. If these are treated as a signed value and sign extended to 32-bits then the value becomes 0xffff8000. If this value is then added to 0x00010000 then the result is 0x00008000.
This behaviour is to allow for the different semantics of the
or3
and add3
instructions. The or3
instruction
treats its 16-bit immediate argument as unsigned whereas the
add3
treats its 16-bit immediate as a signed value. So for
example:
seth r0, #shigh(0x00008000) add3 r0, r0, #low(0x00008000)
Produces the correct result in r0, whereas:
seth r0, #shigh(0x00008000) or3 r0, r0, #low(0x00008000)
Stores 0xffff8000 into r0.
Note - the shigh
directive does not know where in the assembly
source code the lower 16-bits of the value are going set, so it cannot
check to make sure that an or3
instruction is being used rather
than an add3
instruction. It is up to the programmer to make
sure that correct directives are used.
.m32r
The directive performs a similar thing as the -m32r command line option. It tells the assembler to only accept M32R instructions from now on. An instructions from later M32R architectures are refused.
.m32rx
The directive performs a similar thing as the -m32rx command line option. It tells the assembler to start accepting the extra instructions in the M32RX ISA as well as the ordinary M32R ISA.
.m32r2
The directive performs a similar thing as the -m32r2 command line option. It tells the assembler to start accepting the extra instructions in the M32R2 ISA as well as the ordinary M32R ISA.
.little
The directive performs a similar thing as the -little command line option. It tells the assembler to start producing little-endian code and data. This option should be used with care as producing mixed-endian binary files is fraught with danger.
.big
The directive performs a similar thing as the -big command line option. It tells the assembler to start producing big-endian code and data. This option should be used with care as producing mixed-endian binary files is fraught with danger.
Previous: M32R Directives, Up: M32R Dependent Features [Contents][Index]
There are several warning and error messages that can be produced by
as
which are specific to the M32R:
output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?
This message is only produced if warnings for explicit parallel conflicts have been enabled. It indicates that the assembler has encountered a parallel instruction in which the destination register of the left hand instruction is used as an input register in the right hand instruction. For example in this code fragment ‘mv r1, r2 || neg r3, r1’ register r1 is the destination of the move instruction and the input to the neg instruction.
output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?
This message is only produced if warnings for explicit parallel conflicts have been enabled. It indicates that the assembler has encountered a parallel instruction in which the destination register of the right hand instruction is used as an input register in the left hand instruction. For example in this code fragment ‘mv r1, r2 || neg r2, r3’ register r2 is the destination of the neg instruction and the input to the move instruction.
instruction ‘...’ is for the M32RX only
This message is produced when the assembler encounters an instruction which is only supported by the M32Rx processor, and the ‘-m32rx’ command-line flag has not been specified to allow assembly of such instructions.
unknown instruction ‘...’
This message is produced when the assembler encounters an instruction which it does not recognize.
only the NOP instruction can be issued in parallel on the m32r
This message is produced when the assembler encounters a parallel instruction which does not involve a NOP instruction and the ‘-m32rx’ command-line flag has not been specified. Only the M32Rx processor is able to execute two instructions in parallel.
instruction ‘...’ cannot be executed in parallel.
This message is produced when the assembler encounters a parallel instruction which is made up of one or two instructions which cannot be executed in parallel.
Instructions share the same execution pipeline
This message is produced when the assembler encounters a parallel instruction whose components both use the same execution pipeline.
Instructions write to the same destination register.
This message is produced when the assembler encounters a parallel instruction where both components attempt to modify the same register. For example these code fragments will produce this message: ‘mv r1, r2 || neg r1, r3’ ‘jl r0 || mv r14, r1’ ‘st r2, @-r1 || mv r1, r3’ ‘mv r1, r2 || ld r0, @r1+’ ‘cmp r1, r2 || addx r3, r4’ (Both write to the condition bit)
Next: M68HC11 and M68HC12 Dependent Features, Previous: M32R Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: M680x0 Dependent Features [Contents][Index]
The Motorola 680x0 version of as
has a few machine
dependent options:
This option specifies a target architecture. The following
architectures are recognized:
68000
,
68010
,
68020
,
68030
,
68040
,
68060
,
cpu32
,
isaa
,
isaaplus
,
isab
,
isac
and
cfv4e
.
This option specifies a target cpu. When used in conjunction with the -march option, the cpu must be within the specified architecture. Also, the generic features of the architecture are used for instruction generation, rather than those of the specific chip.
Enable or disable various architecture specific features. If a chip or architecture by default supports an option (for instance -march=isaaplus includes the -mdiv option), explicitly disabling the option will override the default.
You can use the ‘-l’ option to shorten the size of references to undefined
symbols. If you do not use the ‘-l’ option, references to undefined
symbols are wide enough for a full long
(32 bits). (Since
as
cannot know where these symbols end up, as
can
only allocate space for the linker to fill in later. Since as
does not know how far away these symbols are, it allocates as much space as it
can.) If you use this option, the references are only one word wide (16 bits).
This may be useful if you want the object file to be as small as possible, and
you know that the relevant symbols are always less than 17 bits away.
For some configurations, especially those where the compiler normally does not prepend an underscore to the names of user variables, the assembler requires a ‘%’ before any use of a register name. This is intended to let the assembler distinguish between C variables and functions named ‘a0’ through ‘a7’, and so on. The ‘%’ is always accepted, but is not required for certain configurations, notably ‘sun3’. The ‘--register-prefix-optional’ option may be used to permit omitting the ‘%’ even for configurations for which it is normally required. If this is done, it will generally be impossible to refer to C variables and functions with the same names as register names.
Normally the character ‘|’ is treated as a comment character, which means that it can not be used in expressions. The ‘--bitwise-or’ option turns ‘|’ into a normal character. In this mode, you must either use C style comments, or start comments with a ‘#’ character at the beginning of a line.
If you use an addressing mode with a base register without specifying
the size, as
will normally use the full 32 bit value.
For example, the addressing mode ‘%a0@(%d0)’ is equivalent to
‘%a0@(%d0:l)’. You may use the ‘--base-size-default-16’
option to tell as
to default to using the 16 bit value.
In this case, ‘%a0@(%d0)’ is equivalent to ‘%a0@(%d0:w)’.
You may use the ‘--base-size-default-32’ option to restore the
default behaviour.
If you use an addressing mode with a displacement, and the value of the
displacement is not known, as
will normally assume that
the value is 32 bits. For example, if the symbol ‘disp’ has not
been defined, as
will assemble the addressing mode
‘%a0@(disp,%d0)’ as though ‘disp’ is a 32 bit value. You may
use the ‘--disp-size-default-16’ option to tell as
to instead assume that the displacement is 16 bits. In this case,
as
will assemble ‘%a0@(disp,%d0)’ as though
‘disp’ is a 16 bit value. You may use the
‘--disp-size-default-32’ option to restore the default behaviour.
Always keep branches PC-relative. In the M680x0 architecture all branches
are defined as PC-relative. However, on some processors they are limited
to word displacements maximum. When as
needs a long branch
that is not available, it normally emits an absolute jump instead. This
option disables this substitution. When this option is given and no long
branches are available, only word branches will be emitted. An error
message will be generated if a word branch cannot reach its target. This
option has no effect on 68020 and other processors that have long branches.
see Branch Improvement.
as
can assemble code for several different members of the
Motorola 680x0 family. The default depends upon how as
was configured when it was built; normally, the default is to assemble
code for the 68020 microprocessor. The following options may be used to
change the default. These options control which instructions and
addressing modes are permitted. The members of the 680x0 family are
very similar. For detailed information about the differences, see the
Motorola manuals.
Assemble for the 68000. ‘-m68008’, ‘-m68302’, and so on are synonyms for ‘-m68000’, since the chips are the same from the point of view of the assembler.
Assemble for the 68010.
Assemble for the 68020. This is normally the default.
Assemble for the 68030.
Assemble for the 68040.
Assemble for the 68060.
Assemble for the CPU32 family of chips.
Assemble for the ColdFire family of chips.
Assemble 68881 floating point instructions. This is the default for the 68020, 68030, and the CPU32. The 68040 and 68060 always support floating point instructions.
Do not assemble 68881 floating point instructions. This is the default for 68000 and the 68010. The 68040 and 68060 always support floating point instructions, even if this option is used.
Assemble 68851 MMU instructions. This is the default for the 68020, 68030, and 68060. The 68040 accepts a somewhat different set of MMU instructions; ‘-m68851’ and ‘-m68040’ should not be used together.
Do not assemble 68851 MMU instructions. This is the default for the 68000, 68010, and the CPU32. The 68040 accepts a somewhat different set of MMU instructions.
Next: Motorola Syntax, Previous: M680x0 Options, Up: M680x0 Dependent Features [Contents][Index]
This syntax for the Motorola 680x0 was developed at MIT.
The 680x0 version of as
uses instructions names and
syntax compatible with the Sun assembler. Intervening periods are
ignored; for example, ‘movl’ is equivalent to ‘mov.l’.
In the following table apc stands for any of the address registers (‘%a0’ through ‘%a7’), the program counter (‘%pc’), the zero-address relative to the program counter (‘%zpc’), a suppressed address register (‘%za0’ through ‘%za7’), or it may be omitted entirely. The use of size means one of ‘w’ or ‘l’, and it may be omitted, along with the leading colon, unless a scale is also specified. The use of scale means one of ‘1’, ‘2’, ‘4’, or ‘8’, and it may always be omitted along with the leading colon.
The following addressing modes are understood:
‘#number’
‘%d0’ through ‘%d7’
‘%a0’ through ‘%a7’
‘%a7’ is also known as ‘%sp’, i.e., the Stack Pointer. %a6
is also known as ‘%fp’, the Frame Pointer.
‘%a0@’ through ‘%a7@’
‘%a0@+’ through ‘%a7@+’
‘%a0@-’ through ‘%a7@-’
‘apc@(number)’
‘apc@(number,register:size:scale)’
The number may be omitted.
‘apc@(number)@(onumber,register:size:scale)’
The onumber or the register, but not both, may be omitted.
‘apc@(number,register:size:scale)@(onumber)’
The number may be omitted. Omitting the register produces the Postindex addressing mode.
‘symbol’, or ‘digits’, optionally followed by ‘:b’, ‘:w’, or ‘:l’.
Next: Floating Point, Previous: Syntax, Up: M680x0 Dependent Features [Contents][Index]
The standard Motorola syntax for this chip differs from the syntax
already discussed (see Syntax). as
can
accept Motorola syntax for operands, even if MIT syntax is used for
other operands in the same instruction. The two kinds of syntax are
fully compatible.
In the following table apc stands for any of the address registers (‘%a0’ through ‘%a7’), the program counter (‘%pc’), the zero-address relative to the program counter (‘%zpc’), or a suppressed address register (‘%za0’ through ‘%za7’). The use of size means one of ‘w’ or ‘l’, and it may always be omitted along with the leading dot. The use of scale means one of ‘1’, ‘2’, ‘4’, or ‘8’, and it may always be omitted along with the leading asterisk.
The following additional addressing modes are understood:
‘(%a0)’ through ‘(%a7)’
‘%a7’ is also known as ‘%sp’, i.e., the Stack Pointer. %a6
is also known as ‘%fp’, the Frame Pointer.
‘(%a0)+’ through ‘(%a7)+’
‘-(%a0)’ through ‘-(%a7)’
‘number(%a0)’ through ‘number(%a7)’, or ‘number(%pc)’.
The number may also appear within the parentheses, as in ‘(number,%a0)’. When used with the pc, the number may be omitted (with an address register, omitting the number produces Address Register Indirect mode).
‘number(apc,register.size*scale)’
The number may be omitted, or it may appear within the parentheses. The apc may be omitted. The register and the apc may appear in either order. If both apc and register are address registers, and the size and scale are omitted, then the first register is taken as the base register, and the second as the index register.
‘([number,apc],register.size*scale,onumber)’
The onumber, or the register, or both, may be omitted. Either the number or the apc may be omitted, but not both.
‘([number,apc,register.size*scale],onumber)’
The number, or the apc, or the register, or any two of them, may be omitted. The onumber may be omitted. The register and the apc may appear in either order. If both apc and register are address registers, and the size and scale are omitted, then the first register is taken as the base register, and the second as the index register.
Next: 680x0 Machine Directives, Previous: Motorola Syntax, Up: M680x0 Dependent Features [Contents][Index]
Packed decimal (P) format floating literals are not supported. Feel free to add the code!
The floating point formats generated by directives are these.
.float
Single
precision floating point constants.
.double
Double
precision floating point constants.
.extend
.ldouble
Extended
precision (long double
) floating point constants.
Next: Opcodes, Previous: Floating Point, Up: M680x0 Dependent Features [Contents][Index]
In order to be compatible with the Sun assembler the 680x0 assembler understands the following directives.
.data1
This directive is identical to a .data 1
directive.
.data2
This directive is identical to a .data 2
directive.
.even
This directive is a special case of the .align
directive; it
aligns the output to an even byte boundary.
.skip
This directive is identical to a .space
directive.
.arch name
Select the target architecture and extension features. Valid values for name are the same as for the -march command-line option. This directive cannot be specified after any instructions have been assembled. If it is given multiple times, or in conjunction with the -march option, all uses must be for the same architecture and extension set.
.cpu name
Select the target cpu. Valid values for name are the same as for the -mcpu command-line option. This directive cannot be specified after any instructions have been assembled. If it is given multiple times, or in conjunction with the -mopt option, all uses must be for the same cpu.
Previous: 680x0 Machine Directives, Up: M680x0 Dependent Features [Contents][Index]
Next: Special Characters, Up: Opcodes [Contents][Index]
Certain pseudo opcodes are permitted for branch instructions. They expand to the shortest branch instruction that reach the target. Generally these mnemonics are made by substituting ‘j’ for ‘b’ at the start of a Motorola mnemonic.
The following table summarizes the pseudo-operations. A *
flags
cases that are more fully described after the table:
Displacement +------------------------------------------------------------ | 68020 68000/10, not PC-relative OK Pseudo-Op |BYTE WORD LONG ABSOLUTE LONG JUMP ** +------------------------------------------------------------ jbsr |bsrs bsrw bsrl jsr jra |bras braw bral jmp * jXX |bXXs bXXw bXXl bNXs;jmp * dbXX | N/A dbXXw dbXX;bras;bral dbXX;bras;jmp fjXX | N/A fbXXw fbXXl N/A XX: condition NX: negative of condition XX
*
—see full description below
**
—this expansion mode is disallowed by ‘--pcrel’
jbsr
jra
These are the simplest jump pseudo-operations; they always map to one particular machine instruction, depending on the displacement to the branch target. This instruction will be a byte or word branch is that is sufficient. Otherwise, a long branch will be emitted if available. If no long branches are available and the ‘--pcrel’ option is not given, an absolute long jump will be emitted instead. If no long branches are available, the ‘--pcrel’ option is given, and a word branch cannot reach the target, an error message is generated.
In addition to standard branch operands, as
allows these
pseudo-operations to have all operands that are allowed for jsr and jmp,
substituting these instructions if the operand given is not valid for a
branch instruction.
jXX
Here, ‘jXX’ stands for an entire family of pseudo-operations, where XX is a conditional branch or condition-code test. The full list of pseudo-ops in this family is:
jhi jls jcc jcs jne jeq jvc jvs jpl jmi jge jlt jgt jle
Usually, each of these pseudo-operations expands to a single branch
instruction. However, if a word branch is not sufficient, no long branches
are available, and the ‘--pcrel’ option is not given, as
issues a longer code fragment in terms of NX, the opposite condition
to XX. For example, under these conditions:
jXX foo
gives
bNXs oof jmp foo oof:
dbXX
The full family of pseudo-operations covered here is
dbhi dbls dbcc dbcs dbne dbeq dbvc dbvs dbpl dbmi dbge dblt dbgt dble dbf dbra dbt
Motorola ‘dbXX’ instructions allow word displacements only. When
a word displacement is sufficient, each of these pseudo-operations expands
to the corresponding Motorola instruction. When a word displacement is not
sufficient and long branches are available, when the source reads
‘dbXX foo’, as
emits
dbXX oo1 bras oo2 oo1:bral foo oo2:
If, however, long branches are not available and the ‘--pcrel’ option is
not given, as
emits
dbXX oo1 bras oo2 oo1:jmp foo oo2:
fjXX
This family includes
fjne fjeq fjge fjlt fjgt fjle fjf fjt fjgl fjgle fjnge fjngl fjngle fjngt fjnle fjnlt fjoge fjogl fjogt fjole fjolt fjor fjseq fjsf fjsne fjst fjueq fjuge fjugt fjule fjult fjun
Each of these pseudo-operations always expands to a single Motorola coprocessor branch instruction, word or long. All Motorola coprocessor branch instructions allow both word and long displacements.
Previous: Branch Improvement, Up: Opcodes [Contents][Index]
Line comments are introduced by the ‘|’ character appearing anywhere on a line, unless the --bitwise-or command-line option has been specified.
An asterisk (‘*’) as the first character on a line marks the start of a line comment as well.
A hash character (‘#’) as the first character on a line also marks the start of a line comment, but in this case it could also be a logical line number directive (see Comments) or a preprocessor control command (see Preprocessing). If the hash character appears elsewhere on a line it is used to introduce an immediate value. (This is for compatibility with Sun’s assembler).
Multiple statements on the same line can appear if they are separated by the ‘;’ character.
Next: S12Z Dependent Features, Previous: M680x0 Dependent Features, Up: Machine Dependent Features [Contents][Index]
Next: Syntax, Up: M68HC11 and M68HC12 Dependent Features [Contents][Index]
The Motorola 68HC11 and 68HC12 version of as
have a few machine
dependent options.
-m68hc11
This option switches the assembler into the M68HC11 mode. In this mode, the assembler only accepts 68HC11 operands and mnemonics. It produces code for the 68HC11.
-m68hc12
This option switches the assembler into the M68HC12 mode. In this mode, the assembler also accepts 68HC12 operands and mnemonics. It produces code for the 68HC12. A few 68HC11 instructions are replaced by some 68HC12 instructions as recommended by Motorola specifications.
-m68hcs12
This option switches the assembler into the M68HCS12 mode. This mode is similar to ‘-m68hc12’ but specifies to assemble for the 68HCS12 series. The only difference is on the assembling of the ‘movb’ and ‘movw’ instruction when a PC-relative operand is used.
-mm9s12x
This option switches the assembler into the M9S12X mode. This mode is similar to ‘-m68hc12’ but specifies to assemble for the S12X series which is a superset of the HCS12.
-mm9s12xg
This option switches the assembler into the XGATE mode for the RISC co-processor featured on some S12X-family chips.
--xgate-ramoffset
This option instructs the linker to offset RAM addresses from S12X address space into XGATE address space.
-mshort
This option controls the ABI and indicates to use a 16-bit integer ABI. It has no effect on the assembled instructions. This is the default.
-mlong
This option controls the ABI and indicates to use a 32-bit integer ABI.
-mshort-double
This option controls the ABI and indicates to use a 32-bit float ABI. This is the default.
-mlong-double
This option controls the ABI and indicates to use a 64-bit float ABI.
--strict-direct-mode
You can use the ‘--strict-direct-mode’ option to disable
the automatic translation of direct page mode addressing into
extended mode when the instruction does not support direct mode.
For example, the ‘clr’ instruction does not support direct page
mode addressing. When it is used with the direct page mode,
as
will ignore it and generate an absolute addressing.
This option prevents as
from doing this, and the wrong
usage of the direct page mode will raise an error.
--short-branches
The ‘--short-branches’ option turns off the translation of
relative branches into absolute branches when the branch offset is
out of range. By default as
transforms the relative
branch (‘bsr’, ‘bgt’, ‘bge’, ‘beq’, ‘bne’,
‘ble’, ‘blt’, ‘bhi’, ‘bcc’, ‘bls’,
‘bcs’, ‘bmi’, ‘bvs’, ‘bvs’, ‘bra’) into
an absolute branch when the offset is out of the -128 .. 127 range.
In that case, the ‘bsr’ instruction is translated into a
‘jsr’, the ‘bra’ instruction is translated into a
‘jmp’ and the conditional branches instructions are inverted and
followed by a ‘jmp’. This option disables these translations
and as
will generate an error if a relative branch
is out of range. This option does not affect the optimization
associated to the ‘jbra’, ‘jbsr’ and ‘jbXX’ pseudo opcodes.
--force-long-branches
The ‘--force-long-branches’ option forces the translation of relative branches into absolute branches. This option does not affect the optimization associated to the ‘jbra’, ‘jbsr’ and ‘jbXX’ pseudo opcodes.
--print-insn-syntax
You can use the ‘--print-insn-syntax’ option to obtain the syntax description of the instruction when an error is detected.
--print-opcodes
The ‘--print-opcodes’ option prints the list of all the
instructions with their syntax. The first item of each line
represents the instruction name and the rest of the line indicates
the possible operands for that instruction. The list is printed
in alphabetical order. Once the list is printed as
exits.
--generate-example
The ‘--generate-example’ option is similar to ‘--print-opcodes’ but it generates an example for each instruction instead.
Next: Symbolic Operand Modifiers, Previous: M68HC11 and M68HC12 Options, Up: M68HC11 and M68HC12 Dependent Features [Contents][Index]
In the M68HC11 syntax, the instruction name comes first and it may
be followed by one or several operands (up to three). Operands are
separated by comma (‘,’). In the normal mode,
as
will complain if too many operands are specified for
a given instruction. In the MRI mode (turned on with ‘-M’ option),
it will treat them as comments. Example:
inx lda #23 bset 2,x #4 brclr *bot #8 foo
The presence of a ‘;’ character or a ‘!’ character anywhere on a line indicates the start of a comment that extends to the end of that line.
A ‘*’ or a ‘#’ character at the start of a line also introduces a line comment, but these characters do not work elsewhere on the line. If the first character of the line is a ‘#’ then as well as starting a comment, the line could also be logical line number directive (see Comments) or a preprocessor control command (see Preprocessing).
The M68HC11 assembler does not currently support a line separator character.
The following addressing modes are understood for 68HC11 and 68HC12:
‘#number’
‘number,X’, ‘number,Y’
The number may be omitted in which case 0 is assumed.
‘*symbol’, or ‘*digits’
‘symbol’, or ‘digits’
The M68HC12 has other more complex addressing modes. All of them are supported and they are represented below:
‘number,reg’
The number may be omitted in which case 0 is assumed. The register can be either ‘X’, ‘Y’, ‘SP’ or ‘PC’. The assembler will use the smaller post-byte definition according to the constant value (5-bit constant offset, 9-bit constant offset or 16-bit constant offset). If the constant is not known by the assembler it will use the 16-bit constant offset post-byte and the value will be resolved at link time.
‘[number,reg]’
The register can be either ‘X&rsqu