This is the mail archive of the libc-ports@sources.redhat.com mailing list for the libc-ports project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [PATCH]: Performance improve on ARM memset

From: Phil Blundell <philb at gnu dot org>
To: Min Zhang <mzhang at mvista dot com>
Cc: libc-ports at sources dot redhat dot com
Date: Wed, 29 Oct 2008 22:38:12 +0000
Subject: Re: [PATCH]: Performance improve on ARM memset
References: <4907A78A.30204@mvista.com> <1225270991.4235.425.camel@lenovo.internal.reciva.com> <4908DD36.8040503@mvista.com>

On Wed, 2008-10-29 at 15:01 -0700, Min Zhang wrote:
> I am using ARMv6 on omap2430 board. I believe the arch ref is 
> http://www.arm.com/miscPDFs/14128.pdf. Here is the /proc/cpuinfo:

Oh, right.  OMAP2430 is ARM1136, which does have a 64-bit datapath
between the core and memory system.  So yes, in this case you will
indeed get better performance with STM compared to STR+STR since the
core can dispatch both words in a single cycle.

p.

References:
- [PATCH]: Performance improve on ARM memset
  - From: Min Zhang
- Re: [PATCH]: Performance improve on ARM memset
  - From: Phil Blundell
- Re: [PATCH]: Performance improve on ARM memset
  - From: Min Zhang

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]