This is the mail archive of the
libc-alpha@sourceware.org
mailing list for the glibc project.
Re: AARCH64: Adding Saphira core detection using MIDR.
- From: Sameera Deshpande <sameera dot deshpande at linaro dot org>
- To: libc-alpha at sourceware dot org
- Cc: Siddhesh Poyarekar <siddhesh at gotplt dot org>, szabolcs dot nagy at arm dot com
- Date: Tue, 20 Nov 2018 16:58:12 +0530
- Subject: Re: AARCH64: Adding Saphira core detection using MIDR.
- References: <CAAdirjyFJvdBNGyo7FpY2vdkxuo2G9bMkLX-34E4jmLQ=gn-=Q@mail.gmail.com>
On Tue, 20 Nov 2018 at 16:18, Sameera Deshpande
<sameera.deshpande@linaro.org> wrote:
>
> Hi!
>
> Please find attached the patch for CPU detection using MIDR code for
> Qualcomm's Saphira processor, and use Falkor specific memset routine
> for Saphira.
>
> Ok for trunk?
>
> --
> - Thanks and regards,
> Sameera D.
Please find below the changelog entry:
Changelog:
2018-11-20 Sameera Deshpande <sameera.deshpande@linaro.org>
* sysdeps/aarch64/multiarch/memset.c (libc_ifunc): Invoke
__memset_falkor for Saphira.
* sysdeps/unix/sysv/linux/aarch64/cpu-features.c (cpu_list): Add Saphira.
* sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_SAPHIRA): New macro
(AVOID_SLOW_MRS): Likewise
--
- Thanks and regards,
Sameera D.