This is the mail archive of the
libc-alpha@sourceware.org
mailing list for the glibc project.
Re: [PATCH 08/27] arm64/sve: Kconfig update and conditional compilation support
- From: Alex Bennée <alex dot bennee at linaro dot org>
- To: Dave Martin <Dave dot Martin at arm dot com>
- Cc: linux-arm-kernel at lists dot infradead dot org, linux-arch at vger dot kernel dot org, libc-alpha at sourceware dot org, Ard Biesheuvel <ard dot biesheuvel at linaro dot org>, Szabolcs Nagy <szabolcs dot nagy at arm dot com>, Catalin Marinas <catalin dot marinas at arm dot com>, Will Deacon <will dot deacon at arm dot com>, Richard Sandiford <richard dot sandiford at arm dot com>, kvmarm at lists dot cs dot columbia dot edu
- Date: Mon, 21 Aug 2017 11:12:36 +0100
- Subject: Re: [PATCH 08/27] arm64/sve: Kconfig update and conditional compilation support
- Authentication-results: sourceware.org; auth=none
- References: <1502280338-23002-1-git-send-email-Dave.Martin@arm.com> <1502280338-23002-9-git-send-email-Dave.Martin@arm.com>
Dave Martin <Dave.Martin@arm.com> writes:
> This patch adds CONFIG_ARM64_SVE to control building of SVE support
> into the kernel, and adds a stub predicate system_supports_sve() to
> control conditional compilation and runtime SVE support.
>
> system_supports_sve() just returns false for now: it will be
> replaced with a non-trivial implementation in a later patch, once
> SVE support is complete enough to be enabled safely.
>
> Signed-off-by: Dave Martin <Dave.Martin@arm.com>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
> ---
> arch/arm64/Kconfig | 11 +++++++++++
> arch/arm64/include/asm/cpufeature.h | 5 +++++
> 2 files changed, 16 insertions(+)
>
> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
> index fdc302e..fbf7a5c 100644
> --- a/arch/arm64/Kconfig
> +++ b/arch/arm64/Kconfig
> @@ -962,6 +962,17 @@ config ARM64_UAO
>
> endmenu
>
> +config ARM64_SVE
> + bool "ARM Scalable Vector Extension support"
> + default y
> + help
> + The Scalable Vector Extension (SVE) is an extension to the AArch64
> + execution state which complements and extends the SIMD functionality
> + of the base architecture to support much larger vectors and to enable
> + additional vectorisation opportunities.
> +
> + To enable use of this extension on CPUs that implement it, say Y.
> +
> config ARM64_MODULE_CMODEL_LARGE
> bool
>
> diff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h
> index 428ee1f..4ea3441 100644
> --- a/arch/arm64/include/asm/cpufeature.h
> +++ b/arch/arm64/include/asm/cpufeature.h
> @@ -262,6 +262,11 @@ static inline bool system_uses_ttbr0_pan(void)
> !cpus_have_const_cap(ARM64_HAS_PAN);
> }
>
> +static inline bool system_supports_sve(void)
> +{
> + return false;
> +}
> +
> #endif /* __ASSEMBLY__ */
>
> #endif
--
Alex Bennée