This is the mail archive of the gdb-patches@sourceware.org mailing list for the GDB project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

RE: [PATCH 0/3] Support for x86 segments as address classes



-----Original Message-----
From: gdb-patches-owner@sourceware.org [mailto:gdb-patches-owner@sourceware.org] On Behalf Of Richard Henderson
Sent: Tuesday, November 03, 2015 2:43 PM
To: gdb-patches@gcc.gnu.org
Subject: [PATCH 0/3] Support for x86 segments as address classes

The following gets 90% of the way there, but I'm stuck -- address_to_pointer and pointer_to_address do not appear to have access to a regcache.  And not just in the one level of the caller, but significantly farther back in the call stack too.

Which begs the question of whether I've simply missed something in how to get hold of the current regcache?


r~


Richard Henderson (3):
  Add amd64 registers fs_base and gs_base
  Use register cache for x86_64 ps_get_thread_area
  Segment support for x86_64, part 1

 gdb/amd64-linux-nat.c                      | 107 ++++++++--------
 gdb/amd64-linux-tdep.c                     |   5 +
 gdb/amd64-linux-tdep.h                     |   2 +-
 gdb/amd64-tdep.c                           |  68 ++++++++++
 gdb/amd64-tdep.h                           |   6 +-
 gdb/features/i386/64bit-seg.xml            |  12 ++
 gdb/features/i386/amd64-avx-linux.c        |  36 +++---
 gdb/features/i386/amd64-avx-linux.xml      |   1 +
 gdb/features/i386/amd64-avx512-linux.c     | 192 +++++++++++++++--------------
 gdb/features/i386/amd64-avx512-linux.xml   |   1 +
 gdb/features/i386/amd64-linux.c            |   4 +
 gdb/features/i386/amd64-linux.xml          |   1 +
 gdb/features/i386/amd64-mpx-linux.c        |  48 ++++----
 gdb/features/i386/amd64-mpx-linux.xml      |   1 +
 gdb/features/i386/x32-avx-linux.c          |  36 +++---
 gdb/features/i386/x32-avx-linux.xml        |   1 +
 gdb/features/i386/x32-avx512-linux.c       | 192 +++++++++++++++--------------
 gdb/features/i386/x32-avx512-linux.xml     |   1 +
 gdb/features/i386/x32-linux.c              |   4 +
 gdb/features/i386/x32-linux.xml            |   1 +
 gdb/regformats/i386/amd64-avx-linux.dat    |   2 +
 gdb/regformats/i386/amd64-avx512-linux.dat |   2 +
 gdb/regformats/i386/amd64-linux.dat        |   2 +
 gdb/regformats/i386/amd64-mpx-linux.dat    |   2 +
 gdb/regformats/i386/x32-avx-linux.dat      |   2 +
 gdb/regformats/i386/x32-avx512-linux.dat   |   2 +
 gdb/regformats/i386/x32-linux.dat          |   2 +
 27 files changed, 438 insertions(+), 295 deletions(-)  create mode 100644 gdb/features/i386/64bit-seg.xml

--
2.4.3

Richard,

I was about to prepare also a patch about the same topic.
Intention is to make fs_base and gs_base available for the user.

Have you gave up this patch, or have you found some road blocker?

Thanks and regard,
-Fred

Intel Deutschland GmbH
Registered Address: Am Campeon 10-12, 85579 Neubiberg, Germany
Tel: +49 89 99 8853-0, www.intel.de
Managing Directors: Christin Eisenschmid, Christian Lamprechter
Chairperson of the Supervisory Board: Nicole Lau
Registered Office: Munich
Commercial Register: Amtsgericht Muenchen HRB 186928


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]