This is the mail archive of the gas2@sourceware.cygnus.com mailing list for the gas2 project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
What is the rationale for the maximum alignment supported on a particular CPU family? My current problem is that the SPARC trap table must be on a 4K boundary but that appears to be too large. My thinking is that there is no particular reason (except object format limitations) to place a CPU dependent limit on maximum alignment boundary. Just curious. +----------------------------------------+--------------------------------+ | Joel Sherrill | Sr. Computer Scientist | | joel@merlin.gcs.redstone.army.mil | On-Line Applications Research | | Ask me about RTEMS: a free real-time | Huntsville AL 35805 | | multiprocessor executive! | (205) 883-0131 | +----------------------------------------+--------------------------------+