This is the mail archive of the
ecos-patches@sourceware.org
mailing list for the eCos project.
[Bug 1001114] New port: NXP LPC17XX Variant, Olimex LPC-1766-STK platform
- From: bugzilla-daemon at bugs dot ecos dot sourceware dot org
- To: ecos-patches at ecos dot sourceware dot org
- Date: Sat, 5 Mar 2011 12:33:56 +0000
- Subject: [Bug 1001114] New port: NXP LPC17XX Variant, Olimex LPC-1766-STK platform
- Auto-submitted: auto-generated
- References: <bug-1001114-104@http.bugs.ecos.sourceware.org/>
Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001114
--- Comment #27 from Ilija Kocho <ilijak@siva.com.mk> 2011-03-05 12:33:47 GMT ---
Created an attachment (id=1162)
--> (http://bugs.ecos.sourceware.org/attachment.cgi?id=1162)
Fixed RedBooot memory region list. Incremental patch.
(In reply to comment #26)
> Created an attachment (id=1156)
--> (http://bugs.ecos.sourceware.org/attachment.cgi?id=1156) [details]
> add needed CACHE macros to hal_cache.h
Sergei,
Thanks for the patch. Now here I submit correction of my bugs. This patch is
incremental.
Fixes:
1) Now is tested with RedBoot too. Previously had forgotten to synchronize
memory region list for RedBoot after i renamed memory regions.
Question: How much useful is RedBoot on these particular chips.
2) Other changes are a monkey work, I tried to follow you in inactivation of
non implemented stuff. I also re-introduce comments on enabled IO port pins, I
hope now they are more descriptive:
// Enable pins: TXD1. .. .. .. .. .. RXD0-TXD0 ..
// Enable pins: .. .. .. .. .RTS1 .DTR1 DSR1-DCD1 CTS1-RXD1
where dots (.) stand for non-enabled pins while names represent selected pin
functionality. Dot's/names are in pairs according to LPC PINSEL register
organization.
Anyway if you think they're not good enough you can remove them.
--
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.