This is the mail archive of the crossgcc@cygnus.com mailing list for the crossgcc project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
The simulator barfs when trying to disable instruction cache and data cache. Does the simulator support this or do I have to conditionally compile this code out. What if it is a a startup file library ?? Brendan Simon. ------PREVIOUS MESSAGE------------- I am trying to use RTEMS with the powerpc simulator that is configured into GDB. I can get the simulator to run some intstructions but it barfs when trying to access special purpose registers. I am compiling code for the MPC860 using the -mcpu=860 in the GCC command line. Do I have to specify something similar to let the powerpc simulator know what architecture it is supposed to simulate ? Are there any docs available on the simulator besides the tiny bits that are in the GDB manual ? Brendan Simon. ________________________________________________ To get help for the crossgcc list, send mail to crossgcc-request@cygnus.com with the text 'help' (without the quotes) in the body of the message.